Patents by Inventor Kyung Wan Kim
Kyung Wan Kim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250144996Abstract: A vehicle includes a first region in which a reservoir, an air separator, and a pump are disposed, and a second region in which a chiller and a compressor are disposed The first and second regions are spaced apart from each other in a leftward and rightward direction.Type: ApplicationFiled: April 4, 2024Publication date: May 8, 2025Inventors: Sang Wan Kim, Min Yong Son, Kyung Ho Kim
-
Patent number: 12280653Abstract: A battery unit for a vehicle is provided. The battery unit includes a lower case having two battery compartments arranged in a direction toward opposite sides of the vehicle, respectively, and a connecting portion bent to be convex upwardly between the two battery compartments. A reinforcing structure is disposed on the connecting portion. Two battery modules are installed in the two battery compartments, respectively and a power wire is electrically connected to at least one of the two battery modules and extends from one of the two battery compartments to the other one of the two battery compartments through the connecting portion.Type: GrantFiled: February 9, 2024Date of Patent: April 22, 2025Assignees: Hyundai Motor Company, Kia CorporationInventors: Sang Wan Kim, Kyung Ho Kim, Hyeon Su Jin
-
Publication number: 20250121327Abstract: A batch-type complex temperature treatment machine using a high-temperature plasma, and a method for treating exhaust gas thereof. The batch-type complex temperature treatment machine using a high-temperature plasma includes: a reaction part accommodating therein organic matter for carbonization; a rotation part agitating the inside of the reaction part; and a torch part generating plasma so as to carbonize the organic matter inside the reaction part. The torch part is coupled to the reaction part and is coupled to an opposite side to the position where the organic matter is accumulated and agitated inside the reaction part.Type: ApplicationFiled: December 11, 2020Publication date: April 17, 2025Inventors: Byung Ho LEE, Lee Ho HWANG, Seong Yoon HYUN, Sang Hun PARK, Young Hwa CHO, Min Ho KWAK, Hae Kyoon PARK, Kyung Wan LIM, Kyeong Nam KIM, Yong Ho JUNG
-
Patent number: 12221012Abstract: A battery unit for a vehicle is provided and includes a lower case having two battery compartments arranged in a direction toward opposite sides of the vehicle, respectively, and a connecting portion bent to be convex upwardly between the two battery compartments. Battery modules are installed in the two battery compartments, respectively. A cooling block is disposed under each of the battery modules and receives and discharges coolant to cool the battery module. An upper case is installed on the lower case and has a coolant inlet port through which the coolant is supplied to the cooling block and a coolant outlet port through which the coolant is discharged from the cooling block.Type: GrantFiled: November 29, 2021Date of Patent: February 11, 2025Assignees: Hyundai Motor Company, Kia CorporationInventors: Sang Wan Kim, Kyung Ho Kim, Hyeon Su Jin
-
Publication number: 20250029747Abstract: A conductive particle to be dispersed in a resin composition of an anisotropic connection material containing binder resin and solvent, the conductive particle includes: a core, a conductive layer provided on the core and containing metal, insulating fine particles connected by a first substituent that binds to the metal of the conductive layer, provided on a first region of the conductive layer, and a hydrophobic surface treatment layer connected by a second substituent that binds to the metal of the conductive layer, provided on a second region of the conductive layer, wherein the first region and the second region do not overlap.Type: ApplicationFiled: July 19, 2024Publication date: January 23, 2025Inventors: Yeong Jin LIM, Kyung Heum KIM, Chang Wan BAE, Hyeon Yun JEONG, Seok Won JEONG, Hyun Sang CHO, Kyung Soo KIM
-
Patent number: 10460799Abstract: In a method of reading a resistive memory device according to an embodiment, a memory cell including a selection element and a variable resistance element is prepared. The selection element exhibits a snap-back behavior on a current-voltage sweep curve for the memory cell. First and second read voltages to be applied to the memory cell are determined within a voltage range in which the selection element maintains a turned-on state. The magnitude of the second read voltage is less than that of the first read voltage and selected in a voltage range in which the selection element exhibits the snap-back behavior. The first read voltage is applied to the memory cell to measure a first cell current. The second read voltage is applied to the memory cell to measure a second cell current. A resistance state stored in the memory cell is determined based on the first cell current and the second cell current.Type: GrantFiled: October 22, 2018Date of Patent: October 29, 2019Assignee: SK hynix Inc.Inventors: Kyung Wan Kim, Tae Jung Ha
-
Patent number: 10446610Abstract: An electronic device may include a semiconductor memory. The semiconductor memory may include a stack in which a plurality of dielectric layers and a plurality of first electrodes are alternately stacked over a substrate in a vertical direction relative to the substrate; a hole pattern passing through the stack in the vertical direction and having a polygonal shape when viewed in a plan view; a plurality of second electrodes disposed on respective sidewalls of the hole pattern; and a plurality of variable resistance layers interposed between the plurality of second electrodes and the plurality of horizontal electrodes.Type: GrantFiled: December 3, 2015Date of Patent: October 15, 2019Assignee: SK HYNIX INC.Inventor: Kyung-Wan Kim
-
Publication number: 20190244661Abstract: In a method of reading a resistive memory device according to an embodiment, a memory cell including a selection element and a variable resistance element is prepared. The selection element exhibits a snap-back behavior on a current-voltage sweep curve for the memory cell. First and second read voltages to be applied to the memory cell are determined within a voltage range in which the selection element maintains a turned-on state. The magnitude of the second read voltage is less than that of the first read voltage and selected in a voltage range in which the selection element exhibits the snap-back behavior. The first read voltage is applied to the memory cell to measure a first cell current. The second read voltage is applied to the memory cell to measure a second cell current. A resistance state stored in the memory cell is determined based on the first cell current and the second cell current.Type: ApplicationFiled: October 22, 2018Publication date: August 8, 2019Inventors: Kyung Wan Kim, Tae Jung Ha
-
Patent number: 10084112Abstract: A method of fabricating a light emitting diode (LED) includes: sequentially stacking a first conductivity-type semiconductor layer, an active layer, and a second conductivity-type semiconductor layer on a substrate; and separating the substrate into unit chips, and at the same time, forming a concavo-convex structure having the shape of irregular vertical lines in a side surface of the unit chip.Type: GrantFiled: March 24, 2017Date of Patent: September 25, 2018Assignee: Seoul Viosys Co., Ltd.Inventors: Kyung Wan Kim, Tae Kyoon Kim, Yeo Jin Yoon, Ye Seul Kim, Sang Hyun Oh, Jin Woong Lee, In Soo Kim
-
Patent number: 10069038Abstract: Provided are a substrate having concave-convex patterns, a light-emitting diode (LED) including the substrate, and a method of fabricating the LED. The LED includes a substrate, and concave-convex patterns disposed in an upper surface of the substrate and having convexes and concaves defined by the convexes. Unit light-emitting device having a first conductive semiconduct or layer, an active layer, and a second conductive semiconductor layer disposed on the substrate in sequence is present.Type: GrantFiled: June 5, 2015Date of Patent: September 4, 2018Assignee: Seoul Viosys Co., Ltd.Inventors: Jae Kwon Kim, Sum Geun Lee, Kyung Wan Kim, Yeo Jin Yoon, Duk Il Suh, Ji Hye Kim
-
Patent number: 9865652Abstract: A threshold switching device may include: a first electrode layer; a second electrode layer; an insulating layer interposed between the first and second electrode layers and containing a plurality of neutral defects; and an additional insulating layer interposed between the insulating layer and one or each of the first and second electrode layers, and being substantially free from neutral defects, and wherein the threshold switching device has an ON or OFF state according to whether electrons are ejected from the plurality of neutral defects.Type: GrantFiled: June 14, 2016Date of Patent: January 9, 2018Assignee: SK HYNIX INC.Inventors: Kyung-Wan Kim, Jong-Chul Lee, Jong-Gi Kim
-
Patent number: 9837148Abstract: A method for fabricating a semiconductor device and a method for operating the semiconductor device are provided. The method for fabricating a semiconductor device includes forming a first electrode layer; forming a material layer, including conductive path components, over the first electrode layer; forming a second electrode layer over the material layer; performing a forming operation, which includes initially creating, in the material layer, a conductive path that electrically connects the first electrode layer to the second electrode layer by applying one of a predetermined voltage and a predetermined current between the first and second electrode layers, the conductive path including the conductive path components; and performing a first heat-treatment process at a predetermined temperature that removes some of the conductive path components from the conductive path, wherein a resistance state of the material layer changes based on the creation or dissolution of the conductive paths.Type: GrantFiled: May 24, 2016Date of Patent: December 5, 2017Assignee: SK HYNIX INC.Inventor: Kyung-Wan Kim
-
Publication number: 20170338409Abstract: A method of manufacturing a switching element includes forming a pillar-shaped structure over a substrate, performing a dopant injection process to form a first doping region in an insulation layer. The method further includes performing the dopant injection process to form a second doping region in a first electrode, to form a third doping region in a second electrode, or both. The pillar-shaped structure includes the first electrode, the insulation layer, and the second electrode that are disposed over a substrate. The first and second doping regions form a first interface therebetween, and the first and third doping regions form a second interface therebetween. The first doping region corresponds to a region in which a threshold switching operation region is performed.Type: ApplicationFiled: January 9, 2017Publication date: November 23, 2017Inventors: Jong Chul LEE, Kyung Wan KIM
-
Patent number: 9812201Abstract: A method for operating an electronic device including a variable resistance element comprises performing a reset operation on the variable resistance element. The variable resistance element is fully reset by a first reset voltage applied thereto. The performing of the reset operation includes applying a second reset voltage to the variable resistance element, the second reset voltage having a magnitude smaller than that of the first reset voltage, determining whether the variable resistance element is mildly reset or not, and applying a third reset voltage to the variable resistance element when it is determined that the variable resistance element is mildly reset, or terminating the reset operation when it is determined that the variable resistance element is fully reset, the third reset voltage having a magnitude smaller than that of the first reset voltage.Type: GrantFiled: August 4, 2016Date of Patent: November 7, 2017Assignee: SK HYNIX INC.Inventors: Kyung-Wan Kim, Yong-Taek Park
-
Patent number: 9780146Abstract: An electronic device includes a semiconductor memory. The semiconductor memory includes a line-type first electrode layer having at least one protrusion and extending in a first direction, and a plurality of memory elements, each memory element including a variable resistance layer and a second electrode, the variable resistance layers of the memory elements being disposed over a top surface and two parallel side surfaces of the protrusion, respectively, the two parallel side surfaces of the protrusion being arranged in the first direction, the second electrodes of the memory elements being disposed over the variable resistance layers of the memory elements, respectively.Type: GrantFiled: November 24, 2015Date of Patent: October 3, 2017Assignee: SK HYNIX INC.Inventor: Kyung-Wan Kim
-
Patent number: 9773548Abstract: An electronic device includes a semiconductor memory that includes: a memory cell coupled between a first line and a second line; a first selection block configured to select the first line; a second selection block configured to select the second line; an alternate current supply block configured to supply, during a read operation, an alternate current corresponding to a resistance state of the memory cell; and a sensing block configured to sense, during the read operation, at least one of a cell current flowing through the memory cell and the alternate current.Type: GrantFiled: April 20, 2016Date of Patent: September 26, 2017Assignee: SK HYNIX INC.Inventor: Kyung-Wan Kim
-
Publication number: 20170263317Abstract: A method for operating an electronic device including a variable resistance element comprises performing a reset operation on the variable resistance element. The variable resistance element is fully reset by a first reset voltage applied thereto. The performing of the reset operation includes applying a second reset voltage to the variable resistance element, the second reset voltage having a magnitude smaller than that of the first reset voltage, determining whether the variable resistance element is mildly reset or not, and applying a third reset voltage to the variable resistance element when it is determined that the variable resistance element is mildly reset, or terminating the reset operation when it is determined that the variable resistance element is fully reset, the third reset voltage having a magnitude smaller than that of the first reset voltage.Type: ApplicationFiled: August 4, 2016Publication date: September 14, 2017Inventors: Kyung-Wan KIM, Yong-Taek PARK
-
Patent number: 9741767Abstract: Provided is an electronic device including a semiconductor memory. The semiconductor memory may include: a vertical electrode formed over a substrate; a plurality of first memory elements and a plurality of first interlayer dielectric layers alternately stacked along a first side surface of the vertical electrode; and a plurality of second memory elements and a plurality of second interlayer dielectric layers alternately stacked along a second side surface of the vertical electrode, and the plurality of first memory elements correspond to the plurality of second interlayer dielectric layers, respectively, in the vertical direction.Type: GrantFiled: October 28, 2015Date of Patent: August 22, 2017Assignee: SK HYNIX INC.Inventor: Kyung-Wan Kim
-
Patent number: 9716163Abstract: Provided is an electronic device including a semiconductor memory. The semiconductor memory includes first and second selecting elements coupled to a variable resistance element, and each of the first and second selecting elements includes a single-electron transistor.Type: GrantFiled: October 9, 2015Date of Patent: July 25, 2017Assignee: SK HYNIX INC.Inventor: Kyung-Wan Kim
-
Publication number: 20170200857Abstract: A method of fabricating a light emitting diode (LED) includes: sequentially stacking a first conductivity-type semiconductor layer, an active layer, and a second conductivity-type semiconductor layer on a substrate; and separating the substrate into unit chips, and at the same time, forming a concavo-convex structure having the shape of irregular vertical lines in a side surface of the unit chip.Type: ApplicationFiled: March 24, 2017Publication date: July 13, 2017Inventors: Kyung Wan KIM, Tae Kyoon KIM, Yeo Jin YOON, Ye Seul KIM, Sang Hyun OH, Jin Woong LEE, In Soo KIM