Patents by Inventor Leah M. Miller
Leah M. Miller has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7993741Abstract: Methods and apparatus for useful for protecting a substrate bearing a coating are provided. A separator in accordance with an exemplary embodiment of the present invention comprises a film carrying a plurality of particles Each particle preferably has a covered area adhered to the film and an exposed area that is larger than the covered area.Type: GrantFiled: December 6, 2002Date of Patent: August 9, 2011Assignee: Cardinal CG CompanyInventors: Klaus Hartig, Leah M. Miller, Gary L. Pfaff
-
Patent number: 7414322Abstract: The embodiments of the present invention are directed toward the design of routing patterns, including elements such as contacts, traces, and vias, for high speed differential signal pairs in integrated circuit package substrates.Type: GrantFiled: July 29, 2005Date of Patent: August 19, 2008Assignee: LSI CorporationInventors: Leah M. Miller, Gregory S. Winn
-
Patent number: 7319272Abstract: A pattern of contacts that includes high speed transmitter contacts disposed in a first portion of the pattern, where the high speed transmitter contacts are disposed in transmitter differential pairs. High speed receiver contacts are disposed in a second portion of the pattern, where the first portion of the pattern is not interspersed with the second portion of the pattern, and the high speed receiver contacts are disposed in receiver differential pairs. At least one unbroken line of other contacts is disposed between the first portion of the pattern and the second portion of the pattern, where the other contacts do not contain any high speed transmitter contacts and high speed receiver contacts. Low speed IO contacts are disposed in a third portion of the pattern, where the third portion of the pattern is disposed in an interior portion of the pattern relative to both the first portion of the pattern and the second portion of the pattern.Type: GrantFiled: April 1, 2005Date of Patent: January 15, 2008Assignee: LSI Logic CorporationInventors: Arun Ramakrishnan, Farshad Ghahghahi, Aritharan Thurairajaratnam, Leah M. Miller
-
Patent number: 7298036Abstract: A family of package substrates adapted to receive a family of integrated circuits having different sizes and provide electrical connections between the integrated circuits and a circuit board. Each package substrate in the family includes a package substrate having a die side and a circuit board side. The package substrate has a size that is consistent for all of the package substrates in the family of package substrates. The die side has integrated circuit contacts disposed in a pattern designed to make electrical connections to a given integrated circuit in the family of integrated circuits for which the package substrate is designed, as defined by locations of contacts on the given integrated circuit. The circuit board side has circuit board contacts disposed in a pattern and with functional assignments that are consistent for all of the package substrates in the family of package substrates.Type: GrantFiled: November 18, 2005Date of Patent: November 20, 2007Assignee: LSI CorporationInventors: Leah M. Miller, Jeffrey A. Hall
-
Publication number: 20070231553Abstract: A substrate bearing a removable cover is provided. The removable cover includes two or more removable films, wherein at least one film is removable by a different removing process than another film. For example, in some cases one film is an organic film removable by heat treatment and another film is an inorganic film durable to heat treatment but is soluble to a mild acid or a mild base.Type: ApplicationFiled: March 19, 2007Publication date: October 4, 2007Applicant: CARDINAL CG COMPANYInventors: Klaus Hartig, Leah M. Miller
-
Patent number: 7062742Abstract: A routing structure for a transceiver core, the routing structure including a transmitter block design and a receiver block design. The transmitter block design includes two dedicated transmitter power contacts, two common ground contacts, and two transmitter signal contacts in a transmitter differential pair. The two transmitter signal contacts are both adjacent each of the two dedicated transmitter power contacts and each of the two common ground contacts. The receiver block design includes two dedicated receiver power contacts, two common ground contacts, and two receiver signal contacts in a receiver differential pair. The two receiver signal contacts are both adjacent each of the two dedicated receiver power contacts and each of the two common ground contacts.Type: GrantFiled: April 22, 2003Date of Patent: June 13, 2006Assignee: LSI Logic CorporationInventor: Leah M. Miller
-
Patent number: 7051434Abstract: A method for designing a routing pattern for electrical contacts on a printed circuit board by arranging contacts in an array of rows and columns on the printed circuit board, connecting groups of n columns of contacts to n?1 columns of vias disposed interstitially between the contacts, thereby forming a vertical channel that does not extend completely through the contact array. Connecting the vias to traces, and routing the traces to an outside edge of the via array through the vertical channel. Connecting groups of n rows of the contacts to n?1 rows of vias disposed interstitially between the contacts, thereby forming a horizontal channel that does not extend completely through the contact array, and intersects with the vertical channel. Connecting the vias to traces, and routing the traces to the outside edge of the via array through the horizontal channel.Type: GrantFiled: June 2, 2003Date of Patent: May 30, 2006Assignee: LSI Logic CorporationInventors: Leah M. Miller, Farshad Ghahghahi
-
Patent number: 6963129Abstract: A system and method are provided for forming a multi-chip package. The multi-chip package includes a multi-layer substrate and a heat spreader of single, unibody construction. At least two integrated circuits are coupled between the multi-layer substrate and the heat spreader. The integrated circuits are spaced from one another to allow airflow between those circuits and a portion of the underside surface of the heat spreader. Depending on the layout of the package, a passive device can also be placed in the space between integrated circuits. The passive device extends upward a spaced distance from the underneath surface of the heat spreader so as not to block the airflow therebetween. The multi-chip package can accommodate integrated circuits that are either all packaged, all unpackaged, or a combination of each.Type: GrantFiled: June 18, 2003Date of Patent: November 8, 2005Assignee: LSI Logic CorporationInventors: Thomas Evans, Stan Mihelcic, Leah M. Miller, Kumar Nagarajan, Edwin M. Fulcher
-
Patent number: 6858930Abstract: A multi chip package, which includes a package substrate having a first side and an opposing second side. The first side is for receiving package electrical connections. Integrated circuits are electrically connected and structurally connected by their first sides to the second side of the package substrate. Heat spreaders are disposed adjacent the second side of the integrated circuits, where one each of the heat spreaders is associated with one each of the integrated circuits. A single stiffener having a first side and an opposing second side covers all of the integrated circuits and heat spreaders, where the first side of the stiffener is disposed adjacent the second side of the heat spreaders.Type: GrantFiled: August 11, 2003Date of Patent: February 22, 2005Assignee: LSI Logic CorporationInventors: Leah M. Miller, Kishor Desai
-
Publication number: 20040216071Abstract: A routing structure for a transceiver core, the routing structure including a transmitter block design and a receiver block design. The transmitter block design includes two dedicated transmitter power contacts, two common ground contacts, and two transmitter signal contacts in a transmitter differential pair. The two transmitter signal contacts are both adjacent each of the two dedicated transmitter power contacts and each of the two common ground contacts. The receiver block design includes two dedicated receiver power contacts, two common ground contacts, and two receiver signal contacts in a receiver differential pair. The two receiver signal contacts are both adjacent each of the two dedicated receiver power contacts and each of the two common ground contacts.Type: ApplicationFiled: April 22, 2003Publication date: October 28, 2004Inventor: Leah M. Miller
-
Patent number: 6791177Abstract: A package substrate is contemplated herein for reducing cross-talk for noise-sensitive signals. The package substrate includes noise-sensitive conductors adapted to receive the noise-sensitive signals. In one embodiment, the cross-sectional width of the noise-sensitive conductors is increased to reduce certain parasitic effects such as resistance and/or inductance. The package substrate also includes guard conductors which are arranged co-planar with and substantially parallel to the noise-sensitive conductors. A plurality of vias spaced equidistant from one another extends from a ground conductor to the guard conductors, providing a substantially uniform voltage across the guard conductors. The overall effect will reduce the inductive and capacitive cross-talk from neighboring signals and increase the signal integrity of noise-sensitive signals.Type: GrantFiled: May 12, 2003Date of Patent: September 14, 2004Assignee: LSI Logic CorporationInventors: Leah M. Miller, Aritharan Thurairajaratnam, Edwin M. Fulcher
-
Patent number: 6768386Abstract: A package substrate having a first layer adapted to received an integrated circuit, with electrically conductive contacts adapted to send and receive signals to and from the integrated circuit. The first layer includes a ground plane. A second layer is disposed underneath the first layer, and has electrically conductive traces, including a single ended clock signal trace and a set of two differential clock signal traces. The single ended clock signal trace and the set of two differential clock signal traces are substantially surrounded by grounded guard traces from all other electrically conductive traces on the second layer. A first electrically nonconductive layer is disposed between the first layer and the second layer.Type: GrantFiled: April 22, 2003Date of Patent: July 27, 2004Assignee: LSI Logic CorporationInventor: Leah M. Miller
-
Patent number: 6762366Abstract: A printed circuit board having contacts in a contact array of rows and columns. Groups of n columns of the contacts are electrically connected to n−1 columns of vias disposed interstitially in a via array between the n columns of the contacts. A major vertical routing channel is formed between adjacent groups of n columns of the contacts and the n−1 columns of vias. First electrical traces are electrically connected to a first number of the vias. The first electrical traces are routed to an outside edge of the via array through the major vertical routing channel.Type: GrantFiled: April 27, 2001Date of Patent: July 13, 2004Assignee: LSI Logic CorporationInventors: Leah M. Miller, Farshad Ghahghahi, Edwin M. Fulcher
-
Publication number: 20040109982Abstract: Methods and apparatus for useful for protecting a substrate bearing a coating are provided. A separator in accordance with an exemplary embodiment of the present invention comprises a film carrying a plurality of particles Each particle preferably has a covered area adhered to the film and an exposed area that is larger than the covered area.Type: ApplicationFiled: December 6, 2002Publication date: June 10, 2004Inventors: Klaus Hartig, Leah M. Miller, Gary L. Pfaff
-
Patent number: 6744130Abstract: A package substrate having separate routing layers for transmitter signals and receiver signals, which signals are routed in differential pairs. The differential pairs of signal routing lines are isolated between a separate ground plane for transmitter and receiver traces and dedicated power planes, where a single power plane is dedicated to a single differential pair of signal routing lines. In this manner, a high degree of electrical isolation exists not only between the transmitter signal traces and the receiver signal traces, which are on different layers, but also between different differential pairs of signal routing lines on the same layer, each of which has its own dedicated power plane. Thus, a very high speed core routing system can be designed in a package substrate that can then be adapted as necessary to support a broad range of different integrated circuit designs.Type: GrantFiled: July 8, 2003Date of Patent: June 1, 2004Assignee: LSI Logic CorporationInventors: Leah M. Miller, Aritharan Thurairajaratnam, Edwin M. Fulcher
-
Publication number: 20040065951Abstract: A multi chip package, which includes a package substrate having a first side and an opposing second side. The first side is for receiving package electrical connections. Integrated circuits are electrically connected and structurally connected by their first sides to the second side of the package substrate. Heat spreaders are disposed adjacent the second side of the integrated circuits, where one each of the heat spreaders is associated with one each of the integrated circuits. A single stiffener having a first side and an opposing second side covers all of the integrated circuits and heat spreaders, where the first side of the stiffener is disposed adjacent the second side of the heat spreaders.Type: ApplicationFiled: August 11, 2003Publication date: April 8, 2004Applicant: LSI Logic CorporationInventors: Leah M. Miller, Kishor Desai
-
Patent number: 6701270Abstract: The present invention provides a method for reliability testing leakage characteristics in an electronic circuit, and a testing device for accomplishing the same. In an advantageous embodiment, the method includes dividing conductors of an electronic circuit into at least first and second noninterleaved regions having at least two conductors each. The method further includes forming conductor nets by electrically connecting ones of the at least two conductors of the first region to ones of the at least two conductors of the second region then testing for electrical leakage in the conductor nets.Type: GrantFiled: September 20, 2001Date of Patent: March 2, 2004Assignee: LSI Logic CorporationInventors: Leah M. Miller, Anand Govind
-
Patent number: 6680532Abstract: A multi chip package, which includes a package substrate having a first side and an opposing second side. The first side is for receiving package electrical connections. Integrated circuits are electrically connected and structurally connected by their first sides to the second side of the package substrate. Heat spreaders are disposed adjacent the second side of the integrated circuits, where a single one of the heat spreaders is associated with a single one of the integrated circuits, but not all of the integrated circuits have an associated heat spreader. A single stiffener having a first side and an opposing second side covers all of the integrated circuits and heat spreaders, where the first side of the stiffener is disposed adjacent the second side of the heat spreaders.Type: GrantFiled: October 7, 2002Date of Patent: January 20, 2004Assignee: LSI Logic CorporationInventors: Leah M. Miller, Kishor Desai
-
Publication number: 20030183419Abstract: A printed circuit board having contacts in a contact array of rows and columns. Groups of n columns of the contacts are electrically connected to n−1 columns of vias disposed interstitially in a via array between the n columns of the contacts. A major vertical routing channel is formed between adjacent groups of n columns of the contacts and the n−1 columns of vias. First electrical traces are electrically connected to a first number of the vias. The first electrical traces are routed to an outside edge of the via array through the major vertical routing channel.Type: ApplicationFiled: June 2, 2003Publication date: October 2, 2003Applicant: LSI Logic CorporationInventors: Leah M. Miller, Farshad Ghahghahi
-
Patent number: 6534968Abstract: An apparatus for detecting failures in electrical connections between an integrated circuit package substrate and a circuit board. The substrate has substrate electrical contacts that are electrically connected one to another in first sets in a first region of the substrate. The circuit board has circuit board electrical contacts that are electrically connected one to another in second sets in a second region of the circuit board. The substrate electrical contacts align with and make electrical contact with the circuit board electrical contacts. The first region of the substrate aligns with the second region of the circuit board when the substrate electrical contacts make electrical contact with the circuit board electrical contacts. The first sets of substrate electrical contacts form chains of electrical contacts with the second sets of circuit board electrical contacts. The chains of electrical contacts loop back and forth electrically between the substrate and the circuit board.Type: GrantFiled: August 10, 2001Date of Patent: March 18, 2003Assignee: LSI Logic CorporationInventors: Leah M. Miller, Anand Govind, Zafer Kutlu, Chao-Wen Chung, Aritharan Thurairajaratnam