Patents by Inventor Liang-Chen Lin
Liang-Chen Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160086902Abstract: A semiconductor package structure includes a semiconductor substrate including a plurality of through substrate vias (TSV) extending from a first surface to a second surface of the semiconductor substrate, wherein the second surface is opposite to the first surface; a plurality of conductive bumps on the second surface and connected to a corresponding TSV; a polymeric layer on the second surface and surrounding a lower portion of a corresponding conductive bump. The polymeric layer includes a first portion configured as a blanket covering a periphery region of the semiconductor substrate; and a second portion in a core region of the semiconductor substrate and configured as a plurality of isolated belts, wherein each of the isolated belts surrounds a corresponding conductive bump.Type: ApplicationFiled: September 24, 2014Publication date: March 24, 2016Inventors: GIA-HER LU, LIANG-CHEN LIN, TUNG-CHIN YEH, JYUN-LIN WU, TUNG-JIUN WU
-
Publication number: 20150214150Abstract: An embodiment is a circuit. The circuit includes active circuitry, a first capacitor, a first fuse, a second capacitor, and a second fuse. The active circuitry has a first power node and a second power node. The first capacitor is coupled to the first fuse serially to form a first segment. The second capacitor is coupled to the second fuse serially to form a second segment. The first segment and the second segment are coupled together in parallel and between the first power node and the second power node.Type: ApplicationFiled: July 17, 2014Publication date: July 30, 2015Inventors: Shih-Cheng Chang, Liang-Chen Lin, Fu-Tsai Hou, Tung-Chin Yeh, Shih-Kai Lin, Gia-Her Lu, Jyun-Lin Wu, Hsien-Pin Hu
-
Patent number: 8952945Abstract: A display and a gate driver are disclosed herein, in which the gate driver includes a number of gate driving units, and each of the gate driving units includes a control circuit, a boost circuit, a driver output circuit and a voltage stabilized circuit. The control circuit is electrically connected to a previous gate driving unit and a next gate driving unit. The boost circuit is electrically connected to the control circuit for driving the next gate driving unit. The driver output circuit is electrically connected to the boost circuit and a pixel array for driving at least one scan line in the pixel array. The voltage stabilizing circuit is electrically connected to the boost circuit and the driver output circuit.Type: GrantFiled: March 13, 2013Date of Patent: February 10, 2015Assignee: AU Optronics CorporationInventors: Kuan-Chun Huang, Chen-Yuan Lei, Liang-Chen Lin, Pi-Chun Yeh
-
Publication number: 20140035889Abstract: A display and a gate driver are disclosed herein, in which the gate driver includes a number of gate driving units, and each of the gate driving units includes a control circuit, a boost circuit, a driver output circuit and a voltage stabilized circuit. The control circuit is electrically connected to a previous gate driving unit and a next gate driving unit. The boost circuit is electrically connected to the control circuit for driving the next gate driving unit. The driver output circuit is electrically connected to the boost circuit and a pixel array for driving at least one scan line in the pixel array. The voltage stabilizing circuit is electrically connected to the boost circuit and the driver output circuit.Type: ApplicationFiled: March 13, 2013Publication date: February 6, 2014Applicant: AU OPTRONICS CORPORATIONInventors: Kuan-Chun HUANG, Chen-Yuan LEI, Liang-Chen LIN, Pi-Chun YEH
-
Publication number: 20130229190Abstract: Multiple test circuits are formed in a test board for each test chip. Alternatively and/or additionally, a test circuit extends through at least two layers among metallization layers of the test chip.Type: ApplicationFiled: March 2, 2012Publication date: September 5, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shiang-Ruei SU, Liang-Chen LIN, Chia-Wei TU
-
Patent number: 8441127Abstract: A device includes a package component, and a metal trace on a surface of the package component. A first and a second dielectric mask cover a top surface and sidewalls of the metal trace, wherein a landing portion of the metal trace is located between the first and the second dielectric masks. The landing portion includes a first portion having a first width, and a second portion connected to an end of the first portion. The second portion has a second width greater than the first width, wherein the first and the second widths are measured in a direction perpendicular to a lengthwise direction of the metal trace.Type: GrantFiled: June 29, 2011Date of Patent: May 14, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Fu-Tsai Hou, Liang-Chen Lin
-
Publication number: 20130001769Abstract: A device includes a package component, and a metal trace on a surface of the package component. A first and a second dielectric mask cover a top surface and sidewalls of the metal trace, wherein a landing portion of the metal trace is located between the first and the second dielectric masks. The landing portion includes a first portion having a first width, and a second portion connected to an end of the first portion. The second portion has a second width greater than the first width, wherein the first and the second widths are measured in a direction perpendicular to a lengthwise direction of the metal trace.Type: ApplicationFiled: June 29, 2011Publication date: January 3, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Fu-Tsai Hou, Liang-Chen Lin
-
Patent number: 8217520Abstract: A system-in-package (SiP) package is provided. In one embodiment, the SiP package comprises a substrate having a first surface and a second surface opposite the first surface, the substrate having a set of bond wire studs on bond pads formed on the second surface thereof; a first semiconductor chip having a first surface and a second surface opposite the first surface, wherein the first surface of the first semiconductor chip is mounted to the second surface of the substrate by means of solder bumps; an underfill material disposed between the first semiconductor chip and the substrate, encapsulating the solder bumps; a second semiconductor chip having a first surface and a second surface opposite the first surface, wherein the first surface of the second semiconductor chip is mounted to the second surface of the first semiconductor chip; and a set of bond wires electrically coupled from the second semiconductor chip to the set of bond wire studs on the substrate.Type: GrantFiled: March 12, 2010Date of Patent: July 10, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Pei-Haw Tsao, Bill Kiang, Liang-Chen Lin, Pao-Kang Niu, I-Tai Liu
-
Patent number: 7939824Abstract: A test structure to detect vertical leakage in a multi-layer flip chip pad stack or similar semiconductor device. The test structure is integrated into the semiconductor device when it is fabricated. A metal layer includes at least two portions that are electrically isolated from each other; one portion being disposed under a test pad, and another portion being disposed under a pad associated with a pad structure being tested. The metal layer in most cases is separated from a top metal layer directly underlying the pads by an inter-metal dielectric (IMD) layer. A metal layer portion underlying the pad to be tested forms a recess in which a conductive member is disposed without making electrical contact. The conductive line is electrically coupled to a test portion of the same or, alternately, of a different metal layer. The test structure may be implemented on multiple layers, with recesses portions underlying the same or different pads.Type: GrantFiled: January 15, 2009Date of Patent: May 10, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ta-Chih Peng, Yu-Ting Lin, Liang-Chen Lin, Ko-Yi Lee
-
Patent number: 7843058Abstract: A package structure includes a substrate; a die over and flip bonded on the substrate; a heat sink over the die; and one or more spacer separating the heat sink from the substrate.Type: GrantFiled: October 30, 2007Date of Patent: November 30, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Pei-Haw Tsao, Liang-Chen Lin, Pao-Kang Niu
-
Publication number: 20100164091Abstract: A system-in-package (SiP) package is provided. In one embodiment, the SiP package comprises a substrate having a first surface and a second surface opposite the first surface, the substrate having a set of bond wire studs on bond pads formed on the second surface thereof; a first semiconductor chip having a first surface and a second surface opposite the first surface, wherein the first surface of the first semiconductor chip is mounted to the second surface of the substrate by means of solder bumps; an underfill material disposed between the first semiconductor chip and the substrate, encapsulating the solder bumps; a second semiconductor chip having a first surface and a second surface opposite the first surface, wherein the first surface of the second semiconductor chip is mounted to the second surface of the first semiconductor chip; and a set of bond wires electrically coupled from the second semiconductor chip to the set of bond wire studs on the substrate.Type: ApplicationFiled: March 12, 2010Publication date: July 1, 2010Inventors: Pei-Haw Tsao, Bill Kiang, Liang-Chen Lin, Pao-Kang Niu, I-Tai Liu
-
Patent number: 7719122Abstract: A system-in-package (SiP) package is provided. In one embodiment, the SiP package comprises a substrate having a first surface and a second surface opposite the first surface, the substrate having a set of bond wire studs on bond pads formed on the second surface thereof; a first semiconductor chip having a first surface and a second surface opposite the first surface, wherein the first surface of the first semiconductor chip is mounted to the second surface of the substrate by means of solder bumps; an underfill material disposed between the first semiconductor chip and the substrate, encapsulating the solder bumps; a second semiconductor chip having a first surface and a second surface opposite the first surface, wherein the first surface of the second semiconductor chip is mounted to the second surface of the first semiconductor chip; and a set of bond wires electrically coupled from the second semiconductor chip to the set of bond wire studs on the substrate.Type: GrantFiled: January 11, 2007Date of Patent: May 18, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Pei-Haw Tsao, Bill Kiang, Liang-Chen Lin, Pao-Kang Niu, I-Tai Liu
-
Patent number: 7679180Abstract: An improved via arrangement for a bonding pad structure is disclosed comprising an array of vias surrounded by a line via. The line via provides a barrier to cracks in the dielectric layer encompassing the via array. Although cracks are able to spread relatively unhindered between the vias of the via array, they are blocked by the line via and thus can not spread to neighboring regions of the chip or wafer. The line via can be provided in a variety of shapes and dimensions, to suit a desired application. Additionally, due to its substantially uninterrupted length, the line via provides added strength to the bond pad.Type: GrantFiled: November 7, 2006Date of Patent: March 16, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Pei-Haw Tsao, Liang-Chen Lin, Pao-Kang Niu, I-Tai Liu, Bill Kiang
-
Patent number: 7659632Abstract: Solder bump structures for semiconductor device packaging is provided. In one embodiment, a semiconductor device comprises a substrate having a bond pad and a first passivation layer formed thereabove, the first passivation layer having an opening therein exposing a portion of the bond pad. A metal pad layer is formed on a portion of the bond pad, wherein the metal pad layer contacts the bond pad. A second passivation layer is formed above the metal pad layer, the second passivation layer having an opening therein exposing a portion of the metal pad layer. A patterned and etched polyimide layer is formed on a portion of the metal pad layer and a portion of the second passivation layer. A conductive layer is formed above a portion of the etched polyimide layer and a portion of the metal pad layer, wherein the conductive layer contacts the metal pad layer. A conductive bump structure is connected to the conductive layer.Type: GrantFiled: November 3, 2006Date of Patent: February 9, 2010Assignee: Taiwan Seminconductor Manufacturing Co., Ltd.Inventors: Pei-Haw Tsao, Bill Kiang, Pao-Kang Niu, Liang-Chen Lin, I-Tai Liu
-
Publication number: 20090121222Abstract: A test structure to detect vertical leakage in a multi-layer flip chip pad stack or similar semiconductor device. The test structure is integrated into the semiconductor device when it is fabricated. A metal layer includes at least two portions that are electrically isolated from each other; one portion being disposed under a test pad, and another portion being disposed under a pad associated with a pad structure being tested. The metal layer in most cases is separated from a top metal layer directly underlying the pads by an inter-metal dielectric (IMD) layer. A metal layer portion underlying the pad to be tested forms a recess in which a conductive member is disposed without making electrical contact. The conductive line is electrically coupled to a test portion of the same or, alternately, of a different metal layer. The test structure may be implemented on multiple layers, with recesses portions underlying the same or different pads.Type: ApplicationFiled: January 15, 2009Publication date: May 14, 2009Inventors: Ta-Chih Peng, Yu-Ting Lin, Liang-Chen Lin, Ko-Yi Lee
-
Publication number: 20090108429Abstract: A package structure includes a substrate; a die over and flip bonded on the substrate; a heat sink over the die; and one or more spacer separating the heat sink from the substrate.Type: ApplicationFiled: October 30, 2007Publication date: April 30, 2009Inventors: Pei-Haw Tsao, Liang-Chen Lin, Pao-Kang Niu
-
Patent number: 7498680Abstract: A test structure to detect vertical leakage in a multi-layer flip chip pad stack or similar semiconductor device. The test structure is integrated into the semiconductor device when it is fabricated. A metal layer includes at least two portions that are electrically isolated from each other; one portion being disposed under a test pad, and another portion being disposed under a pad associated with a pad structure being tested. The metal layer in most cases is separated from a top metal layer directly underlying the pads by an inter-metal dielectric (IMD) layer. A metal layer portion underlying the pad to be tested forms a recess in which a conductive member is disposed without making electrical contact. The conductive line is electrically coupled to a test portion of the same or, alternately, of a different metal layer. The test structure may be implemented on multiple layers, with recesses portions underlying the same or different pads.Type: GrantFiled: December 6, 2006Date of Patent: March 3, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ta-Chih Peng, Yu-ting Lin, Liang-Chen Lin, Ko-Yi Lee
-
Publication number: 20080274569Abstract: A method for forming a semiconductor package provides a ball grid array, BGA, formed on a package substrate. The apices of the solder balls of the BGA are all at the same height, even if the package substrate is non-planar. Different solder ball pad sizes are used and tailored to compensate for non-planarity of the package substrate that may result from thermal warpage. Larger size solder ball pads are formed at relatively-high locations on the package substrate. An equal amount of solder is formed on each of the solder ball pads to produce solder balls having different heights and coplanar apices.Type: ApplicationFiled: July 10, 2008Publication date: November 6, 2008Inventors: Pei-Haw Tsao, Pao-Kang Niu, Liang-Chen Lin, I. T. Liu
-
Publication number: 20080169557Abstract: A system-in-package (SiP) package is provided. In one embodiment, the SiP package comprises a substrate having a first surface and a second surface opposite the first surface, the substrate having a set of bond wire studs on bond pads formed on the second surface thereof; a first semiconductor chip having a first surface and a second surface opposite the first surface, wherein the first surface of the first semiconductor chip is mounted to the second surface of the substrate by means of solder bumps; an underfill material disposed between the first semiconductor chip and the substrate, encapsulating the solder bumps; a second semiconductor chip having a first surface and a second surface opposite the first surface, wherein the first surface of the second semiconductor chip is mounted to the second surface of the first semiconductor chip; and a set of bond wires electrically coupled from the second semiconductor chip to the set of bond wire studs on the substrate.Type: ApplicationFiled: January 11, 2007Publication date: July 17, 2008Inventors: Pei-Haw Tsao, Bill Kiang, Liang-Chen Lin, Pao-Kang Niu, I-Tai Liu
-
Patent number: 7397127Abstract: A pad structure includes a first metal-containing layer formed over a substrate. A first passivation layer is formed over the first metal-containing layer. The first passivation layer has a first opening partially exposing the first metal-containing layer. A pad layer is formed over the first passivation layer, covering the first opening. The pad layer includes a probing region configured to be contacted by a probe and a bonding region configured to have a wired bonded to it. The probing region contacts the first metal-containing layer through the first opening, and the bonding region overlies a portion of the first passivation layer.Type: GrantFiled: October 6, 2006Date of Patent: July 8, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Liang-Chen Lin, Pei-Haw Tsao