Patents by Inventor Mahesh K. Shah
Mahesh K. Shah has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9450547Abstract: A system and method for packaging a semiconductor device that includes a wall to reduce electromagnetic coupling is presented. A semiconductor device has a substrate on which a first circuit and a second circuit are formed proximate to each other. An isolation wall of electrically conductive material is located between the first circuit and the second circuit, the isolation wall being configured to reduce inductive coupling between the first and second circuits during an operation of the semiconductor device. Several types of isolation walls are presented.Type: GrantFiled: December 12, 2013Date of Patent: September 20, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Margaret A. Szymanowski, Sarmad K. Musa, Fernando A. Santos, Mahesh K. Shah
-
Publication number: 20160164471Abstract: An embodiment of a radio-frequency (RF) device includes at least one transistor, a package, and a surface-mountable capacitor. The package contains the at least one transistor and includes at least one termination. The surface-mountable capacitor is coupled in a shunt configuration between the at least one transistor and a power supply terminal of the device to decouple the at least one transistor from a power supply.Type: ApplicationFiled: February 16, 2016Publication date: June 9, 2016Applicant: Freescale Semiconductor, Inc.Inventors: Mahesh K. SHAH, Jerry L. WHITE, Li LI, Hussain H. LADHANI, Audel A. SANCHEZ, Lakshminarayan VISWANATHAN, Fernando A. SANTOS
-
Patent number: 9300254Abstract: An embodiment of a radio-frequency (RF) device includes at least one transistor, a package, and a surface-mountable capacitor. The package contains the at least one transistor and includes at least one termination. The surface-mountable capacitor is coupled in a shunt configuration between the at least one transistor and a power supply terminal of the device to decouple the at least one transistor from a power supply.Type: GrantFiled: June 26, 2014Date of Patent: March 29, 2016Assignee: FREESCALE SEMICONDUCTOR INC.Inventors: Mahesh K. Shah, Jerry L. White, Li Li, Hussain H. Ladhani, Audel A. Sanchez, Lakshminarayan Viswanathan, Fernando A. Santos
-
Publication number: 20150381117Abstract: An embodiment of a radio-frequency (RF) device includes at least one transistor, a package, and a surface-mountable capacitor. The package contains the at least one transistor and includes at least one termination. The surface-mountable capacitor is coupled in a shunt configuration between the at least one transistor and a power supply terminal of the device to decouple the at least one transistor from a power supply.Type: ApplicationFiled: June 26, 2014Publication date: December 31, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Mahesh K. SHAH, Jerry L. WHITE, Li LI, Hussain H. LADHANI, Audel A. SANCHEZ, Lakshminarayan VISWANATHAN, Fernando A. SANTOS
-
Publication number: 20150235933Abstract: A semiconductor device, related package, and method of manufacturing same are disclosed. In at least one embodiment, the semiconductor device includes a radio frequency (RF) power amplifier transistor having a first port, a second port, and a third port. The semiconductor device also includes an output lead, a first output impedance matching circuit between the second port and the output lead, and a first additional circuit coupled between the output lead and a ground terminal. At least one component of the first additional circuit is formed at least in part by way of one or more of a plurality of castellations and a plurality of vias.Type: ApplicationFiled: February 19, 2014Publication date: August 20, 2015Applicant: Freescale Semiconductor, Inc.Inventors: Hussain H. Ladhani, Lu Li, Mahesh K. Shah, Lakshminarayan Viswanathan, Michael E. Watts
-
Publication number: 20150170986Abstract: A system and method for packaging a semiconductor device that includes a wall to reduce electromagnetic coupling is presented. A semiconductor device has a substrate on which a first circuit and a second circuit are formed proximate to each other. An isolation wall of electrically conductive material is located between the first circuit and the second circuit, the isolation wall being configured to reduce inductive coupling between the first and second circuits during an operation of the semiconductor device. Several types of isolation walls are presented.Type: ApplicationFiled: December 12, 2013Publication date: June 18, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Margaret A. Szymanowski, Sarmad K. Musa, Fernando A. Santos, Mahesh K. Shah
-
Publication number: 20150055310Abstract: An embodiment of a solder wettable flange includes a flange body formed from a conductive material. The flange body has a bottom surface, a top surface, sidewalls extending between the top surface and the bottom surface, and one or more depressions extending into the flange body from the bottom surface. Each depression is defined by a depression surface that may or may not be solder wettable. During solder attachment of the flange to a substrate, the depressions may function as reservoirs for excess solder. Embodiments also include devices and systems that include such solder wettable flanges, and methods for forming the solder wettable flanges, devices, and systems.Type: ApplicationFiled: August 21, 2013Publication date: February 26, 2015Inventors: LAKSHMINARAYAN VISWANATHAN, Jaynal A. Molla, Mahesh K. Shah
-
Publication number: 20140070397Abstract: A method and apparatus for incorporation of high power device dies into smaller system packages by embedding metal “coins” having high thermal conductivity into package substrates, or printed circuit boards, and coupling the power device dies onto the metal coins is provided. In one embodiment, the power device die can be attached to an already embedded metal coin in the package substrate or PCB. The power device die can be directly coupled to the embedded metal coin or the power device die can be attached to a metallic interposer which is then bonded to the embedded metal coin. In another embodiment, the die can be attached to the metal coin and then the PCB or package substrate can be assembled to incorporate the copper coin. Active dies are coupled to each other either through wire bonds or other passive components, or using a built-up interconnect.Type: ApplicationFiled: September 13, 2012Publication date: March 13, 2014Inventors: Lakshminarayan Viswanathan, Scott M. Hayes, Scott D. Marshall, Mahesh K. Shah
-
Patent number: 7701074Abstract: An embodiment of a semiconductor device includes a supporting member, a semiconductor die mounted on a portion of the supporting member, a buffer region, and a plastic encapsulation. The buffer region covers a portion of the die, and includes a resin and filler particles packed within the resin. The filler particles have a mix of filler sizes and are tightly packed within the resin. The buffer region has a first dielectric constant and a first loss tangent. The plastic encapsulation encloses at least part of the supporting member and the die. The plastic encapsulation includes a plastic material of a second dielectric constant and a second loss tangent, where the second dielectric constant is larger than the first dielectric constant and the second loss tangent is larger than the first loss tangent.Type: GrantFiled: September 4, 2008Date of Patent: April 20, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Brian W. Condie, L. M. Mahalingam, Mahesh K. Shah
-
Publication number: 20090001614Abstract: An embodiment of a semiconductor device includes a supporting member, a semiconductor die mounted on a portion of the supporting member, a buffer region, and a plastic encapsulation. The buffer region covers a portion of the die, and includes a resin and filler particles packed within the resin. The filler particles have a mix of filler sizes and are tightly packed within the resin. The buffer region has a first dielectric constant and a first loss tangent. The plastic encapsulation encloses at least part of the supporting member and the die. The plastic encapsulation includes a plastic material of a second dielectric constant and a second loss tangent, where the second dielectric constant is larger than the first dielectric constant and the second loss tangent is larger than the first loss tangent.Type: ApplicationFiled: September 4, 2008Publication date: January 1, 2009Applicant: Freescale Semiconductor, Inc.Inventors: Brian W. Condie, Mali Mahalingam, Mahesh K. Shah
-
Patent number: 7435625Abstract: Structure and method are provided for plastic encapsulated semiconductor devices having reduced package cross-talk and loss. Semiconductor die are first coated with a buffer region having a lower dielectric constant ? and/or lower loss tangent ? than the plastic encapsulation. The encapsulation surrounds the buffer region providing a solid structure. The lower ? buffer region reduces the stray capacitance and therefore the cross-talk between electrodes on or coupled to the die. The lower ? buffer region reduces the parasitic loss in the encapsulation. Low ? and/or ? buffer regions can be achieved using low density organic and/or inorganic materials. Another way is to disperse hollow microspheres or other fillers in the buffer region. An optional sealing layer formed between the buffer region and the encapsulation can mitigate any buffer layer porosity. The buffer region desirably has ? less than about 3.0 and/or ? less than about 0.005.Type: GrantFiled: October 24, 2005Date of Patent: October 14, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Brian W. Condie, Mali Mahalingam, Mahesh K. Shah
-
Patent number: 7432133Abstract: Structure and method are provided for plastic encapsulated semiconductor devices having a buffer layer of low dielectric constant and/or low loss tangent material separating the die surface from the plastic encapsulation. Semiconductor wafers with substantially completed SC die are coated with the buffer layer. The buffer layer is patterned to expose the die bonding pads but leave the buffer layer over some or all of the other die metallization. The die are then separated, mounted on a lead-frame or other support, wire bonded or otherwise coupled to external leads, and encapsulated. The plastic encapsulation surrounds the die and the buffer layer, providing a solid structure. The buffer layer reduces the parasitic capacitance, cross-talk and loss between metallization regions on the die. An optional sealing layer may also be provided at the wafer stage between the buffer layer and the plastic encapsulation to mitigate any buffer layer porosity.Type: GrantFiled: October 24, 2005Date of Patent: October 7, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Brian W. Condie, Mahesh K. Shah
-
Patent number: 7332414Abstract: A method is provided for manufacturing a semiconductor device from a substrate (200) having an active surface (204) and a non-active surface (206). The method comprises depositing a backing material (104) onto the non-active surface of the substrate (206) in a pattern (500), the pattern (500) having at least a first die section (210), a second die section (212) adjacent the first die section (210), and a strip (216) connecting the first die section (210) and the second die section (212), removing material from portions of the non-active surface of the substrate (206) on which the backing material (104) is not deposited to thereby partially separate the substrate (200) into a first die (236) and a second die (238) connected to one another by the strip (254) of the deposited backing material, and breaking the strip connector (254) to separate the first die (236) from the second die (238).Type: GrantFiled: June 22, 2005Date of Patent: February 19, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Brian W. Condie, David J. Dougherty, Mahesh K. Shah
-
Patent number: 5918112Abstract: A semiconductor component includes a leadframe (10), an electronic component (21) mounted over the leadframe (10), a packaging material (23) around the electronic component (21) and the leadframe (10) wherein the packaging material has a recess (24), another electronic component (30) in the recess (24), and a cap (32) over the recess (24) and the other electronic component (30). The other electronic component (30) is electrically coupled to the electronic component (21) through internal leads (13) and (14) of the leadframe (10). After a dam bar (15) is removed from the leadframe (10), the internal leads (13) are physically and electrically isolated from other portions of the leadframe (10) including the external leads (12) and the flag (11).Type: GrantFiled: July 24, 1997Date of Patent: June 29, 1999Assignee: Motorola, Inc.Inventors: Mahesh K. Shah, John W. Hart, Jr.
-
Patent number: 5888412Abstract: A sculptured diaphragm of a sensor is fabricated by providing a semiconductor material, forming at least one cavity on the front side of the semiconductor material, forming a diaphragm layer over the semiconductor material, and the etching a cavity on the back side of the semiconductor material. If a sensor having a diaphragm with a central boss is desired, then the diaphragm layer is planarized to form a thick and a thin portion in the diaphragm layer.Type: GrantFiled: March 4, 1996Date of Patent: March 30, 1999Assignee: Motorola, Inc.Inventors: Kathirgamasundaram Sooriakumar, Andrew C. McNeil, Kenneth G. Goldman, Mahesh K. Shah