Patents by Inventor Makoto Inagaki
Makoto Inagaki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20070184570Abstract: A solid-state imaging apparatus includes a plurality of photosensitive cells, and a driving unit provided for driving the plurality of photosensitive cells. Each photosensitive cell includes a photodiode formed to be exposed on a surface of a semiconductor substrate for the purpose of accumulating signal charge obtained by subjecting incident light to photoelectric conversion, a transfer transistor for transferring signal charge accumulated by the photodiode, a floating diffusion layer for temporarily accumulating signal charge transferred by the transfer transistor, and an amplifier transistor for amplifying signal charge temporarily accumulated in the floating diffusion layer. A source/drain diffusion layer provided in the amplifier transistor is covered with a salicide layer, and the floating diffusion layer is formed to be exposed on a surface of the semiconductor substrate.Type: ApplicationFiled: March 22, 2007Publication date: August 9, 2007Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Mikiya Uchida, Yoshiyuki Matsunaga, Makoto Inagaki
-
Publication number: 20070165117Abstract: A solid-state imaging device which can, in response to the problem of black-crush occurring in an image when strong light is enters the device, positively detect black-crush in a state in which a variance margin has been secured.Type: ApplicationFiled: January 10, 2007Publication date: July 19, 2007Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Hiroshi TOYA, Takashi FUJIOKA, Masayuki MASUYAMA, Makoto INAGAKI
-
Patent number: 7214976Abstract: A solid-state imaging apparatus includes a plurality of photosensitive cells, and a driving unit provided for driving the plurality of photosensitive cells. Each photosensitive cell includes a photodiode formed to be exposed on a surface of a semiconductor substrate for the purpose of accumulating signal charge obtained by subjecting incident light to photoelectric conversion, a transfer transistor for transferring signal charge accumulated by the photodiode, a floating diffusion layer for temporarily accumulating signal charge transferred by the transfer transistor, and an amplifier transistor for amplifying signal charge temporarily accumulated in the floating diffusion layer. A source/drain diffusion layer provided in the amplifier transistor is covered with a salicide layer, and the floating diffusion layer is formed to be exposed on a surface of the semiconductor substrate.Type: GrantFiled: March 25, 2004Date of Patent: May 8, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Mikiya Uchida, Yoshiyuki Matsunaga, Makoto Inagaki
-
Publication number: 20070030372Abstract: In each photosensitive cell, a photodiode 101, a transfer gate 102, a floating diffusion layer section 103, an amplifier transistor 104, and a reset transistor 105 are formed in one active region surrounded by a device isolation region. The floating diffusion layer section 103 included in one photosensitive cell is connected not to the amplifier transistor 104 included in that cell but to the gate of the amplifier transistor 104 included in another photosensitive cell adjacent to the one photosensitive cell in the column direction. A polysilicon wire 111 connects the transfer gates 102 arranged in the same row, and a polysilicon wire 112 connects the reset transistors 105 arranged in the same row. For connection in the row direction, only polysilicon wires are used.Type: ApplicationFiled: September 29, 2006Publication date: February 8, 2007Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Makoto Inagaki, Yoshiyuki Matsunaga
-
Publication number: 20060244088Abstract: A MOS solid-state image pick-up device with a high S/N ratio is provided. On a surface of a photo-detecting section 2 formed inside a semiconductor substrate, an antireflection film 10 having a smaller area than a surface area of the photo-detecting section 2, with an insulating film 6 imposed therebetween, is provided. The antireflection film 10 is formed so as not to cover bordering portions between the photo-detecting section 2 and peripheral regions thereof. Each of a distance of a clearance S1 between the antireflection film 10 and a gate electrode 7 and a distance of a clearance between the antireflection film 10 and an element isolation region 5 is preferably equal to or greater than 0.2 ?m. When the area of the antireflection film 10 is equal to or greater than 70% of the surface area of the photo-detecting section 2, even if used for a camera with interchangeable lenses, a fluctuation in sensitivity among pixels can be suppressed.Type: ApplicationFiled: March 28, 2006Publication date: November 2, 2006Inventors: Makoto Inagaki, Kazuaki Igaki, Kosaku Saeki
-
Publication number: 20060192263Abstract: In each photosensitive cell, a photodiode 101, a transfer gate 102, a floating diffusion layer section 103, an amplifier transistor 104, and a reset transistor 105 are formed in one active region surrounded by a device isolation region. The floating diffusion layer section 103 included in one photosensitive cell is connected not to the amplifier transistor 104 included in that cell but to the gate of the amplifier transistor 104 included in another photosensitive cell adjacent to the one photosensitive cell in the column direction. A polysilicon wire 111 connects the transfer gates 102 arranged in the same row, and a polysilicon wire 112 connects the reset transistors 105 arranged in the same row. For connection in the row direction, only polysilicon wires are used.Type: ApplicationFiled: April 4, 2006Publication date: August 31, 2006Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Makoto Inagaki, Yoshiyuki Matsunaga
-
Publication number: 20060050161Abstract: Photosensitive cells each includes a photodiode (1), a transfer gate (2), a floating diffusion layer portion (3), an amplifying transistor (4), and a reset transistor (5). Drains of the amplifying transistors (4) of the photosensitive cells are connected to a power supply line (10), and a pulsed power supply voltage (VddC) is applied to the power supply line (10). Here, a low-level potential (VddC_L) of the power supply voltage has a predetermined potential higher than zero potential. Specifically, by making the low-level potential (VddC_L) higher than channel potentials obtained when a low level is applied to the reset transistors (5), or channel potentials obtained when a low level is applied to the transfer gates (2), or channel potentials of the photodiodes (1), a reproduced image with low noise is read.Type: ApplicationFiled: February 26, 2004Publication date: March 9, 2006Inventors: Makoto Inagaki, Yoshiyuki Matsunaga
-
Publication number: 20040217390Abstract: The solid-state imaging device according to one embodiment of the present invention includes a semiconductor substrate, a plurality of photoelectric conversion regions arrayed in the vertical direction and the horizontal direction on the surface of the substrate, and an electric charge transfer region disposed between the photoelectric conversion regions adjacent in the horizontal direction of the substrate. The substrate comprises a n-type semiconductor substrate, a first p-type impurity region formed on the n-type semiconductor substrate, a semiconductor regions formed on the first p-type impurity region, and a second p-type impurity region disposed below the electric charge transfer region. The photoelectric conversion region and the electric charge transfer region are n-type impurity regions formed on the surface portion of the semiconductor region.Type: ApplicationFiled: May 28, 2004Publication date: November 4, 2004Applicant: Matsushita Electric Industrial Co., Ltd.Inventor: Makoto Inagaki
-
Publication number: 20040188729Abstract: A solid-state imaging apparatus includes a plurality of photosensitive cells, and a driving unit provided for driving the plurality of photosensitive cells. Each photosensitive cell includes a photodiode formed to be exposed on a surface of a semiconductor substrate for the purpose of accumulating signal charge obtained by subjecting incident light to photoelectric conversion, a transfer transistor for transferring signal charge accumulated by the photodiode, a floating diffusion layer for temporarily accumulating signal charge transferred by the transfer transistor, and an amplifier transistor for amplifying signal charge temporarily accumulated in the floating diffusion layer. A source/drain diffusion layer provided in the amplifier transistor is covered with a salicide layer, and the floating diffusion layer is formed to be exposed on a surface of the semiconductor substrate.Type: ApplicationFiled: March 25, 2004Publication date: September 30, 2004Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Mikiya Uchida, Yoshiyuki Matsunaga, Makoto Inagaki
-
Publication number: 20040173864Abstract: In each photosensitive cell, a photodiode 101, a transfer gate 102, a floating diffusion layer section 103, an amplifier transistor 104, and a reset transistor 105 are formed in one active region surrounded by a device isolation region. The floating diffusion layer section 103 included in one photosensitive cell is connected not to the amplifier transistor 104 included in that cell but to the gate of the amplifier transistor 104 included in another photosensitive cell adjacent to the one photosensitive cell in the column direction. A polysilicon wire 111 connects the transfer gates 102 arranged in the same row, and a polysilicon wire 112 connects the reset transistors 105 arranged in the same row. For connection in the row direction, only polysilicon wires are used.Type: ApplicationFiled: January 9, 2004Publication date: September 9, 2004Inventors: Makoto Inagaki, Yoshiyuki Matsunaga
-
Patent number: 6765246Abstract: The solid-state imaging device according to one embodiment of the present invention includes a semiconductor substrate, a plurality of photoelectric conversion regions arrayed in the vertical direction and the horizontal direction on the surface of the substrate, and an electric charge transfer region disposed between the photoelectric conversion regions adjacent in the horizontal direction of the substrate. The substrate comprises a n-type semiconductor substrate, a first p-type impurity region formed on the n-type semiconductor substrate, a semiconductor regions formed on the first p-type impurity region, and a second p-type impurity region disposed below the electric charge transfer region. The photoelectric conversion region and the electric charge transfer region are n-type impurity regions formed on the surface portion of the semiconductor region.Type: GrantFiled: August 21, 2002Date of Patent: July 20, 2004Assignee: Matsushita Electric Industry Co., Ltd.Inventor: Makoto Inagaki
-
Publication number: 20030085399Abstract: The solid-state imaging device according to one embodiment of the present invention includes a semiconductor substrate, a plurality of photoelectric conversion regions arrayed in the vertical direction and the horizontal direction on the surface of the substrate, and an electric charge transfer region disposed between the photoelectric conversion regions adjacent in the horizontal direction of the substrate. The substrate comprises a n-type semiconductor substrate, a first p-type impurity region formed on the n-type semiconductor substrate, a semiconductor regions formed on the first p-type impurity region, and a second p-type impurity region disposed below the electric charge transfer region. The photoelectric conversion region and the electric charge transfer region are n-type impurity regions formed on the surface portion of the semiconductor region.Type: ApplicationFiled: August 21, 2002Publication date: May 8, 2003Applicant: Matsushita Electric Industrial Co., Ltd.Inventor: Makoto Inagaki
-
Patent number: 4903659Abstract: An apparatus for controlling a carburetor of a combustion engine includes: a throttle-opening detector switch for detecting that a throttle valve of the carburetor is opened within a predetermined degree of throttle opening; an idle-up mechanism for making the throttle valve perform an idling-up operation; a fuel-cut mechanism for cutting a slow speed fuel supply of the carburetor; and a control unit adapted to allow the idle-up mechanism to perform the idling-up operation under a predetermined load applied to the engine and allow the fuel-cut mechanism to cut the slow speed fuel supply at a reduced speed of the engine when the throttle-opening detector switch detects that the throttle valve of the carburetor is within the predetermined degree of throttle opening. The control unit also includes an arrangement responsive to detection that the throttle valve is not within the predetermined range for inhibiting the idle-up mechanism.Type: GrantFiled: April 21, 1988Date of Patent: February 27, 1990Assignee: Suzuki Jidosha Kogyo Kabushiki KaishaInventors: Makoto Inagaki, Shoichi Yamaguchi, Fujiyuki Suzuki
-
Patent number: 4468865Abstract: A drying apparatus employing adjustment baffles for cold air that is blown vertically upward from below a moving mesh belt, thereby achieving a uniform delivery of said cold air within a chamber heated by microwave energy.Type: GrantFiled: September 23, 1981Date of Patent: September 4, 1984Assignee: Techno Venture Co., Ltd.Inventor: Makoto Inagaki