Patents by Inventor Makoto Koga
Makoto Koga has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7639038Abstract: A terminal resistance adjusting method adjusts a terminating resistance within a semiconductor integrated circuit.Type: GrantFiled: July 13, 2006Date of Patent: December 29, 2009Assignee: Fujitsu Microelectronics LimitedInventors: Yutaka Nemoto, Yoshimasa Ogawa, Miki Yanagawa, Makoto Koga
-
Publication number: 20070216441Abstract: A terminal resistance adjusting method adjusts a terminating resistance within a semiconductor integrated circuit.Type: ApplicationFiled: July 13, 2006Publication date: September 20, 2007Inventors: Yutaka Nemoto, Yoshimasa Ogawa, Miki Yanagawa, Makoto Koga
-
Patent number: 6936889Abstract: A semiconductor device having at least three independently accessible memories, with at least one of the memories having a different memory capacity than the others. Separate selection signals are provided to the memories so that they can be independently activated. This allows the memories to be separately tested. When testing the semiconductor device, the memories are tested serially, except for the memory with the largest capacity, since this memory also has the longest test time. The memory with the longest test time is tested in parallel with the serially tested memories. This reduces the current that must be supplied by a test device to the semiconductor device during testing.Type: GrantFiled: April 15, 2004Date of Patent: August 30, 2005Assignee: Fujitsu LimitedInventors: Makoto Koga, Kunihiko Gotoh, Kenichi Matsumaru, Mitsuya Kawata
-
Publication number: 20040190355Abstract: A semiconductor device having at least three independently accessible memories, with at least one of the memories having a different memory capacity than the others. Separate selection signals are provided to the memories so that they can be independently activated. This allows the memories to be separately tested. When testing the semiconductor device, the memories are tested serially, except for the memory with the largest capacity, since this memory also has the longest test time. The memory with the longest test time is tested in parallel with the serially tested memories. This reduces the current that must be supplied by a test device to the semiconductor device during testing.Type: ApplicationFiled: April 15, 2004Publication date: September 30, 2004Applicant: FUJITSU LIMITEDInventors: Makoto Koga, Kunihiko Gotoh, Kenichi Matsumaru, Mitsuya Kawata
-
Patent number: 6744300Abstract: A semiconductor integrated circuit includes a switch unit for controlling the supply of a power source voltage to a signal amplification circuit for receiving an input signal, and a control unit for selectively turning ON and OFF the switch unit in accordance with the amplitude or frequency of the input signal. By the constitution, it is possible to provide an input circuit or an output circuit capable of being applied to an input/output interface adapted for a small amplitude operation.Type: GrantFiled: October 23, 2002Date of Patent: June 1, 2004Assignee: Fujitsu LimitedInventors: Masao Taguchi, Satoshi Eto, Yoshihiro Takemae, Hiroshi Yoshioka, Makoto Koga
-
Patent number: 6740929Abstract: A semiconductor device having at least three independently accessible memories, with at least one of the memories having a different memory capacity than the others. Separate selection signals are provided to the memories so that they can be independently activated. This allows the memories to be separately tested. When testing the semiconductor device, the memories are tested serially, except for the memory with the largest capacity, since this memory also has the longest test time. The memory with the longest test time is tested in parallel with the serially tested memories. This reduces the current that must be supplied by a test device to the semiconductor device during testing.Type: GrantFiled: December 17, 2002Date of Patent: May 25, 2004Assignee: Fujitsu LimitedInventors: Makoto Koga, Kunihiko Gotoh, Kenichi Matsumaru, Mitsuya Kawata
-
Patent number: 6737893Abstract: A semiconductor integrated circuit includes a switch unit for controlling the supply of a power source voltage to a signal amplification circuit for receiving an input signal, and a control unit for selectively turning ON and OFF the switch unit in accordance with the amplitude or frequency of the input signal. By the constitution, it is possible to provide an input circuit or an output circuit capable of being applied to an input/output interface adapted for a small amplitude operation.Type: GrantFiled: October 23, 2002Date of Patent: May 18, 2004Assignee: Fujitsu LimitedInventors: Masao Taguchi, Satoshi Eto, Yoshihiro Takemae, Hiroshi Yoshioka, Makoto Koga
-
Patent number: 6707325Abstract: A semiconductor integrated circuit includes a switch unit for controlling the supply of a power source voltage to a signal amplification circuit for receiving an input signal, and a control unit for selectively turning ON and OFF the switch unit in accordance with the amplitude or frequency of the input signal. By the constitution, it is possible to provide an input circuit or an output circuit capable of being applied to an input/output interface adapted for a small amplitude operation.Type: GrantFiled: October 23, 2002Date of Patent: March 16, 2004Assignee: Fujitsu LimitedInventors: Masao Taguchi, Satoshi Eto, Yoshihiro Takemae, Hiroshi Yoshioka, Makoto Koga
-
Publication number: 20030071663Abstract: A semiconductor integrated circuit includes a switch unit for controlling the supply of a power source voltage to a signal amplification circuit for receiving an input signal, and a control unit for selectively turning ON and OFF the switch unit in accordance with the amplitude or frequency of the input signal. By the constitution, it is possible to provide an input circuit or an output circuit capable of being applied to an input/output interface adapted for a small amplitude operation.Type: ApplicationFiled: October 23, 2002Publication date: April 17, 2003Applicant: FUJITSU LIMITEDInventors: Masao Taguchi, Satoshi Eto, Yoshihiro Takemae, Hiroshi Yoshioka, Makoto Koga
-
Publication number: 20030067016Abstract: A semiconductor device having at least three independently accessible memories, with at least one of the memories having a different memory capacity than the others. Separate selection signals are provided to the memories so that they can be independently activated. This allows the memories to be separately tested. When testing the semiconductor device, the memories are tested serially, except for the memory with the largest capacity, since this memory also has the longest test time. The memory with the longest test time is tested in parallel with the serially tested memories. This reduces the current that must be supplied by a test device to the semiconductor device during testing.Type: ApplicationFiled: December 17, 2002Publication date: April 10, 2003Applicant: FUJITSU LIMITEDInventors: Makoto Koga, Kunihiko Gotoh, Kenichi Matsumaru, Mitsuya Kawata
-
Publication number: 20030058008Abstract: A semiconductor integrated circuit includes a switch unit for controlling the supply of a power source voltage to a signal amplification circuit for receiving an input signal, and a control unit for selectively turning ON and OFF the switch unit in accordance with the amplitude or frequency of the input signal. By the constitution, it is possible to provide an input circuit or an output circuit capable of being applied to an input/output interface adapted for a small amplitude operation.Type: ApplicationFiled: October 23, 2002Publication date: March 27, 2003Applicant: FUJITSU LIMITEDInventors: Masao Taguchi, Satoshi Eto, Yoshihiro Takemae, Hiroshi Yoshioka, Makoto Koga
-
Publication number: 20030058007Abstract: A semiconductor integrated circuit includes a switch unit for controlling the supply of a power source voltage to a signal amplification circuit for receiving an input signal, and a control unit for selectively turning ON and OFF the switch unit in accordance with the amplitude or frequency of the input signal. By the constitution, it is possible to provide an input circuit or an output circuit capable of being applied to an input/output interface adapted for a small amplitude operation.Type: ApplicationFiled: October 23, 2002Publication date: March 27, 2003Applicant: FUJITSU LIMITEDInventors: Masao Taguchi, Satoshi Eto, Yoshihiro Takemae, Hiroshi Yoshioka, Makoto Koga
-
Publication number: 20030042944Abstract: A semiconductor integrated circuit includes a switch unit for controlling the supply of a power source voltage to a signal amplification circuit for receiving an input signal, and a control unit for selectively turning ON and OFF the switch unit in accordance with the amplitude or frequency of the input signal. By the constitution, it is possible to provide an input circuit or an output circuit capable of being applied to an input/output interface adapted for a small amplitude operation.Type: ApplicationFiled: October 23, 2002Publication date: March 6, 2003Applicant: FUJITSU LIMITEDInventors: Masao Taguchi, Satoshi Eto, Yoshihiro Takemae, Hiroshi Yoshioka, Makoto Koga
-
Patent number: 6528817Abstract: A semiconductor device having at least three independently accessible memories, with at least one of the memories having a different memory capacity than the others. Separate selection signals are provided to the memories so that they can be independently activated. This allows the memories to be separately tested. When testing the semiconductor device, the memories are tested serially, except for the memory with the largest capacity, since this memory also has the longest test time. The memory with the longest test time is tested in parallel with the serially tested memories. This reduces the current that must be supplied by a test device to the semiconductor device during testing.Type: GrantFiled: July 26, 2000Date of Patent: March 4, 2003Assignee: Fujitsu LimitedInventors: Makoto Koga, Kunihiko Gotoh, Kenichi Matsumaru, Mitsuya Kawata
-
Patent number: 6492846Abstract: A semiconductor integrated circuit includes a switch unit for controlling the supply of a power source voltage to a signal amplification circuit for receiving an input signal, and a control unit for selectively turning ON and OFF the switch unit in accordance with the amplitude or frequency of the input signal. By this constitution, it is possible to provide an input circuit or an output circuit capable of being applied to an input/output interface adapted for a small amplitude operation.Type: GrantFiled: December 29, 1999Date of Patent: December 10, 2002Assignee: Fujitsu LimitedInventors: Masao Taguchi, Satoshi Eto, Yoshihiro Takemae, Hiroshi Yoshioka, Makoto Koga
-
Patent number: 6373414Abstract: According to the present invention, a serial/parallel converter, which outputs, with the same phase and in parallel, a plurality of data sets input serially in synchronization with an input clock, comprises: at least two input latch flip-flops for latching the plurality of input data sets in synchronization with the input clock; a pulse generator for generating a plurality of latch clocks synchronously with timings at which the plurality of data sets are held by the input latch flip-flops; a plurality of holding flip-flips for latching in order the plurality of data sets held by the input latch flip-flops in accordance with the plurality of latch clocks; and a plurality of output latch flip-flops for, in accordance with the last latch clock synchronous with when the last data set of the plurality of data sets is held by the input latch flip-flops, latching in parallel the plurality of data sets held by the holding flip-flops and the last data set by the input latch flip-flops.Type: GrantFiled: September 7, 2001Date of Patent: April 16, 2002Assignee: Fujitsu LimitedInventors: Makoto Koga, Yoshinori Okajima
-
Publication number: 20020005793Abstract: According to the present invention, a serial/parallel converter, which outputs, with the same phase and in parallel, a plurality of data sets input serially in synchronization with an input clock, comprises: at least two input latch flip-flops for latching the plurality of input data sets in synchronization with the input clock; a pulse generator for generating a plurality of latch clocks synchronously with timings at which the plurality of data sets are held by the input latch flip-flops; a plurality of holding flip-flips for latching in order the plurality of data sets held by the input latch flip-flops in accordance with the plurality of latch clocks; and a plurality of output latch flip-flops for, in accordance with the last latch clock synchronous with when the last data set of the plurality of data sets is held by the input latch flip-flops, latching in parallel the plurality of data sets held by the holding flip-flops and the last data set by the input latch flip-flops.Type: ApplicationFiled: September 7, 2001Publication date: January 17, 2002Applicant: Fujitsu LimitedInventor: Makoto Koga
-
Patent number: 6339387Abstract: According to the present invention, a serial/parallel converter, which outputs, with the same phase and in parallel, a plurality of data sets input serially in synchronization with an input clock, comprises: at least two input latch flip-flops for latching the plurality of input data sets in synchronization with the input clock; a pulse generator for generating a plurality of latch clocks synchronously with timings at which the plurality of data sets are held by the input latch flip-flops; a plurality of holding flip-flips for latching in order the plurality of data sets held by the input latch flip-flops in accordance with the plurality of latch clocks; and a plurality of output latch flip-flops for, in accordance with the last latch clock synchronous with when the last data set of the plurality of data sets is held by the input latch flip-flops, latching in parallel the plurality of data sets held by the holding flip-flops and the last data set by the input latch flip-flops.Type: GrantFiled: May 31, 2000Date of Patent: January 15, 2002Assignee: Fujitsu LimitedInventor: Makoto Koga
-
Patent number: 6119150Abstract: An instruction processor is employed which performs a cache coherence control according to a request from the storage controller. The storage controller is provided with a cache coherence control processing circuit, which performs the cache coherence control for the addresses which are the destinations of main memory accesses occurring with a data transfer. At the same time, the cache coherence control processing circuit performs the cache coherence control processing once for each cache line in the process of data transfer. The cache coherence control processing performed by software in connection with data transfer is obviated, improving the data transfer efficiency including the cache memory control and reducing limitations on program.Type: GrantFiled: January 24, 1997Date of Patent: September 12, 2000Assignee: Hitachi, Ltd.Inventors: Hiroaki Fujii, Tadaaki Isobe, Makoto Koga, Hideya Akashi
-
Patent number: 6097323Abstract: According to the present invention, a serial/parallel converter, which outputs, with the same phase and in parallel, a plurality of data sets input serially in synchronization with an input clock, comprises: at least two input latch flip-flops for latching the plurality of input data sets in synchronization with the input clock; a pulse generator for generating a plurality of latch clocks synchronously with timings at which the plurality of data sets are held by the input latch flip-flops; a plurality of holding flip-flips for latching in order the plurality of data sets held by the input latch flip-flops in accordance with the plurality of latch clocks; and a plurality of output latch flip-flops for, in accordance with the last latch clock synchronous with when the last data set of the plurality of data sets is held by the input latch flip-flops, latching in parallel the plurality of data sets held by the holding flip-flops and the last data set by the input latch flip-flops.Type: GrantFiled: April 22, 1998Date of Patent: August 1, 2000Assignee: Fujitsu LimitedInventors: Makoto Koga, Yoshinori Okajima