Patents by Inventor Malcolm S. Allen-Ware
Malcolm S. Allen-Ware has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9541985Abstract: A mechanism is provided for optimizing energy efficiency in a set of processor cores while maintaining application performance for a set of applications. A quality of service (QoS) level is received for one or more active applications in the set of applications and state information associated with each processor core in the set of processor cores is identified. Responsive to the QoS level and the state information indicating an action to be implemented, a change is implemented to reduce power utilization by one or more processor cores in the set of processor cores in the data processing system, where the change is via at least one of dynamic frequency scaling, dynamic voltage scaling, or core folding.Type: GrantFiled: December 12, 2013Date of Patent: January 10, 2017Assignee: International Business Machines CorporationInventors: Malcolm S. Allen-Ware, Heather L. Hanson, David J. Palframan, Srinivasan Ramani, Ken V. Vu
-
Patent number: 9535486Abstract: A mechanism is provided for optimizing energy efficiency in a set of processor cores while maintaining application performance for a set of applications. A quality of service (QoS) level is received for one or more active applications in the set of applications and state information associated with each processor core in the set of processor cores is identified. Responsive to the QoS level and the state information indicating an action to be implemented, a change is implemented to reduce power utilization by one or more processor cores in the set of processor cores in the data processing system, where the change is via at least one of dynamic frequency scaling, dynamic voltage scaling, or core folding.Type: GrantFiled: June 13, 2014Date of Patent: January 3, 2017Assignee: International Business Machines CorporationInventors: Malcolm S. Allen-Ware, Heather L. Hanson, David J. Palframan, Srinivasan Ramani, Ken V. Vu
-
Publication number: 20160378610Abstract: Component power consumption is collected from each of a plurality of controllers of a node having a plurality of components. The component power consumption is provided to each of the plurality of controllers. A power differential is determined as a difference between a power cap for an apparatus and a total power consumption for the apparatus based, at least in part, on the component power consumption. A proportion of the total power consumption corresponding to the at least one component associated with the at least one component controller is determined. A local power budget is computed for the at least one component based, at least in part, on the power differential and the proportion of the total power consumption corresponding to the at least one component. A failure associated with the at least one component controller or the at least one component is determined.Type: ApplicationFiled: August 24, 2015Publication date: December 29, 2016Inventors: Malcolm S. Allen-Ware, Martha Ann Broyles, Glenn Rueban Miles, Todd Jon Rosedahl, Guillermo Jesus Silva, Gregory Scott Still
-
Publication number: 20160378158Abstract: An apparatus includes a plurality of components and a plurality of component controllers. Each of the plurality of component controllers is associated with at least one component of the plurality of components. Each component controller is configured to compute a local power budget for the at least one component based, at least in part, on the power differential and the proportion of the total power consumption corresponding to the at least one component. A service processor is configured to determine failure associated with at least one component controller of the plurality of component controllers or the at least one component associated with the at least one component controller. The service processor is configured to in response to a reset threshold not being exceeded, reset the at least one component controller without interrupting operations of any components of the at least one component that have not failed.Type: ApplicationFiled: June 29, 2015Publication date: December 29, 2016Inventors: Malcolm S. Allen-Ware, Martha Ann Broyles, Glenn Rueban Miles, Todd Jon Rosedahl, Guillermo Jesus Silva, Gregory Scott Still
-
Patent number: 9477568Abstract: A mechanism is provided for determining a modeled age of a set of interconnect groups in a set of cores in a set of multi-core processors. For each interconnect group in the set of interconnect groups in the set of cores on the set of multi-core processors, a determination is made of a current modeled age of the interconnect group. A determination is then made as to whether at least one current modeled age of the interconnect group for the set of interconnect groups is greater than an end-of-life value. Responsive to at least one current modeled age of the interconnect group being greater than the end-of-life value, an indication to take corrective action with the at least one associated interconnect group is sent.Type: GrantFiled: September 27, 2013Date of Patent: October 25, 2016Assignee: International Business Machines CorporationInventors: Malcolm S. Allen-Ware, Jon A. Casey, Sungjun Chun, Alan J. Drake, Charles R. Lefurgy, Karthick Rajamani, Jeonghee Shin, Thomas A. Wassick, Victor Zyuban
-
Patent number: 9465373Abstract: A mechanism is provided for implementing an operational parameter change within the data processing system based on an identified degradation. One or more degradations existing in the data processing system are identified based on a set of degradation values obtained from a set of degradation sensors. A determination is made as to whether one or more operational parameters need to be modified based on the one or more identified degradations. Responsive to determining that the one or more operational parameters need to be modified based on the one or more identified degradations, an input change is implemented to a one or more control devices in order that the one or more operational parameters are modified.Type: GrantFiled: September 17, 2013Date of Patent: October 11, 2016Assignee: International Business Machines CorporationInventors: Malcolm S. Allen-Ware, Alan J. Drake, Michael S. Floyd, Tilman Gloekler, Charles R. Lefurgy, Karthick Rajamani
-
Patent number: 9459599Abstract: A mechanism is provided for implementing an operational parameter change within the data processing system based on an identified degradation. One or more degradations existing in the data processing system are identified based on a set of degradation values obtained from a set of degradation sensors. A determination is made as to whether one or more operational parameters need to be modified based on the one or more identified degradations. Responsive to determining that the one or more operational parameters need to be modified based on the one or more identified degradations, an input change is implemented to a one or more control devices in order that the one or more operational parameters are modified.Type: GrantFiled: October 4, 2013Date of Patent: October 4, 2016Assignee: International Business Machines CorporationInventors: Malcolm S. Allen-Ware, Alan J. Drake, Michael S. Floyd, Tilman Gloekler, Charles R. Lefurgy, Karthick Rajamani
-
Patent number: 9454205Abstract: A method includes monitoring power usage for a storage system that includes a set storage units at a first level of storage granularity and a set of storage sub-units at a second level of storage granularity, wherein the second level of storage granularity is finer than the first level of storage granularity. The method further includes assigning a non-uniform power budget to the set of storage units and adjusting a power budget for the storage sub-units according to the non-uniform power budget assigned to the storage units. A corresponding computer program product and computer system are also disclosed herein.Type: GrantFiled: April 4, 2016Date of Patent: September 27, 2016Assignee: International Business Machines CorporationInventors: Malcolm S. Allen-Ware, Shawn P. Authement, John C. Elliott, Charles R. Lefurgy, J. Carlos A. Pratt, Karthick Rajamani, David B. Whitworth
-
Publication number: 20160224396Abstract: Associating processor and processor core energy consumption with a task such as a virtual machine is disclosed. Various events cause a trace record to be written to a trace buffer for a processor. An identifier associated with a task using a processor core of the processor is read. In addition, one or more values associated with an energy consumption of the processor core are read. In response to the event, the one or more values associated with the energy consumption of the processor core and the identifier are written to the trace buffer memory.Type: ApplicationFiled: April 11, 2016Publication date: August 4, 2016Inventors: Bishop Brock, Tilman Gloekler, Charles R. Lefurgy, Karthick Rajamani, Gregory S. Still, Malcolm S. Allen-Ware
-
Publication number: 20160132096Abstract: A method for managing a processor, the processor comprising a common supply rail and processor cores being connected to the common supply rail, wherein each processor core comprises a core unit, wherein the method comprises detecting idle state exits indicated by the core units; and delaying a command execution of at least one of the core units indicating an idle state exit when the number of idle state exits exceeds a predetermined threshold idle state exit number may reduce voltage droops due to several processor cores leaving the idle state at the same time.Type: ApplicationFiled: November 10, 2015Publication date: May 12, 2016Inventors: Malcolm S. ALLEN-WARE, Alan James DRAKE, Michael Stephen FLOYD, Charles Robert LEFURGY, Karthick RAJAMANI, Tobias WEBEL
-
Publication number: 20160132085Abstract: A system with a local data collector that collects power management data for a subsystem. The local data collector can determine whether a first formatting associated with a first channel between the local data collector and a system power management data collector is equivalent to a second formatting associated with a second channel between the local data collector and the system power management data collector, and in response to a determination that the first formatting and second formatting are not equivalent format the power management data according to the first formatting; store the power management data formatted according to the first formatting in a first location in a memory; format the power management data according to the second formatting; and store the power management data formatted according to the second formatting in a second location the memory.Type: ApplicationFiled: January 5, 2016Publication date: May 12, 2016Inventors: Irving G. Baysah, John S. Dodson, Karthick Rajamani, Eric E. Retter, Scot H. Rider, Todd Jon Rosedahl, Gregory Scott Still, Gary Van Huben, Malcolm S. Allen-Ware
-
Publication number: 20160124486Abstract: A distributed power management system is configured determine a node power consumption of a node during a first time interval. The system can determine a node power cap. The system can determine a proportional component power budget for a component of the node based, at least in part, on the node power consumption and a component power consumption. The system can determine a power budget for the component for a second time interval based, at least in part on the proportional component power budget.Type: ApplicationFiled: January 13, 2016Publication date: May 5, 2016Inventors: Alan Drake, Guillermo J. Silva, Timothy G. Hallett, Heather L. Hanson, Jordan Keuseman, Charles R. Lefurgy, Karthick Rajamani, Todd J. Rosedahl, Malcolm S. Allen-Ware
-
Patent number: 9329670Abstract: A mechanism is provided for estimating energy/power consumption of a fixed-frequency operating mode while system is running in dynamic power management mode. For each time interval in a plurality of time intervals within a time period: a first processor identifies a modeled total nominal power value for at least one second processor during a current time interval, stores the modeled total nominal power value for the current time interval in a storage, identifies a dynamic power management mode power value for the at least one second processor in the data processing system during the current interval, and stores the dynamic power management mode power value for the current time interval in the storage. Responsive to the time period expiring, a comparison is produced of a plurality of modeled total nominal power values and a plurality of dynamic power management mode power values over the time period.Type: GrantFiled: June 5, 2012Date of Patent: May 3, 2016Assignee: International Business Machines CorporationInventors: Malcolm S. Allen-Ware, Wei Huang, Fadi M. Kassem, Karthick Rajamani, Todd J. Rosedahl, Guillermo J. Silva
-
Patent number: 9323300Abstract: An indication of a first performance state is received, the first performance state being associated with a first voltage. The first performance state applies to at least one computing system component and the indication is received by a computing system component distinct from the requesting computing system component. An indication of a second performance state is received. The second performance state is associated with a second voltage that is different from the first voltage. It is determined whether the second performance state is within a range defined by a minimum and maximum performance state. Responsive to a determination that the second performance state is within the minimum and maximum performance state, the voltage of the at least one computing system component is set equal to the voltage associated with the second performance state.Type: GrantFiled: November 27, 2012Date of Patent: April 26, 2016Assignee: International Business Machines CorporationInventors: Bishop Brock, Tilman Gloekler, Timothy G. Hallett, Charles R. Lefurgy, Karthick Rajamani, Guillermo J. Silva, Gregory S. Still, Malcolm S. Allen-Ware
-
Patent number: 9323301Abstract: Computing system voltage control methods include receiving an indication of a first performance state. The first performance state is associated with a first voltage and applies to at least one computing system component. The indication of the first performance state is received by a first computing system component from a second computing system component. An indication of a second performance state is received, wherein the second performance state is associated with a second voltage that is not equal to the first voltage. It is determined whether the second performance state is within a range defined by a minimum performance state and a maximum performance state. Responsive to determining that the second performance state is within the range defined by the minimum performance state and the maximum performance state, the voltage of the at least one computing system component is set equal to the voltage associated with the second performance state.Type: GrantFiled: February 22, 2013Date of Patent: April 26, 2016Assignee: International Business Machines CorporationInventors: Malcolm S. Allen-Ware, Bishop Brock, Tilman Gloekler, Timothy G. Hallett, Charles R. Lefurgy, Karthick Rajamani, Guillermo J. Silva, Gregory S. Still
-
Patent number: 9311209Abstract: Associating processor and processor core energy consumption with a task such as a virtual machine is disclosed. Various events cause a trace record to be written to a trace buffer for a processor. An identifier associated with a task using a processor core of the processor is read. In addition, one or more values associated with an energy consumption of the processor core are read. In response to the event, the one or more values associated with the energy consumption of the processor core and the identifier are written to the trace buffer memory.Type: GrantFiled: November 27, 2012Date of Patent: April 12, 2016Assignee: International Business Machines CorporationInventors: Bishop Brock, Tilman Gloekler, Charles R. Lefurgy, Karthick Rajamani, Gregory S. Still, Malcolm S. Allen-Ware
-
Patent number: 9310424Abstract: A mechanism is provided for determining a modeled age of a mufti-core processor. For each core in a set of cores in the multi-core processor, a determination is made of a temperature, a voltage, and a frequency at regular intervals for a set of degradations and a set of voltage domains, thereby forming the modeled age of the multi-core processor. A determination is made as to whether the modeled age of the multi-core processor is greater than an end-of-life value. Responsive to the modeled age of the multi-core processor being greater than an end-of-life value, an indication is sent that the multi-core processor requires replacement.Type: GrantFiled: February 25, 2013Date of Patent: April 12, 2016Assignee: International Business Machines CorporationInventors: Malcolm S. Allen-Ware, Ronald J. Bolam, Alan J. Drake, Charles R. Lefurgy, Barry P. Linder, Steven W. Mittl, Karthick Rajamani
-
Patent number: 9304886Abstract: Associating processor and processor core energy consumption with a task such as a virtual machine is disclosed. Various events cause a trace record to be written to a trace buffer for a processor. An identifier associated with a task using a processor core of the processor is read. In addition, one or more values associated with an energy consumption of the processor core are read. In response to the event, the one or more values associated with the energy consumption of the processor core and the identifier are written to the trace buffer memory.Type: GrantFiled: February 21, 2013Date of Patent: April 5, 2016Assignee: International Business Machines CorporationInventors: Malcolm S. Allen-Ware, Bishop Brock, Tilman Gloekler, Charles R. Lefurgy, Karthick Rajamani, Gregory S. Still
-
Patent number: 9292074Abstract: Embodiments include collecting, from each of a plurality of controllers of a node having a plurality of components, component power consumption. Each of the plurality of controllers is associated with one or more of the components. The component power consumptions are provided to the controllers. A node power consumption for the node is determined based, at least in part, on the component power consumption. The power cap is determined for the plurality of components. A power differential power is determined as a difference between the node power consumption and the power cap for the plurality of components. A proportion of the node power consumption consumed by the component is determined based on the component power consumption of the component. A local power budget is computed for the component based, at least in part, on the power differential and the proportion of the node power consumption consumed by the component.Type: GrantFiled: February 8, 2013Date of Patent: March 22, 2016Assignee: International Business Machines CorporationInventors: Malcolm S. Allen-Ware, Alan Drake, Timothy G. Hallett, Heather L. Hanson, Jordan Keuseman, Charles R. Lefurgy, Karthick Rajamani, Todd J. Rosedahl, Guillermo J. Silva
-
Patent number: 9268347Abstract: A method and apparatus are provided for implementing dynamic regulator output current limiting. An input power to the regulator is measured, and the measured input power is related to a regulator output current and a regulator over current trip point, and dynamically used for providing dynamic regulator output current limiting.Type: GrantFiled: February 12, 2013Date of Patent: February 23, 2016Assignee: International Business Machines CorporationInventors: Kevin R. Covi, Patrick K. Egan, James D. Jordan, Jordan R. Keuseman, Michael L. Miller, Guillermo J. Silva, Malcolm S. Allen-Ware