Patents by Inventor Manfred Menke
Manfred Menke has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090016130Abstract: In a method of testing a memory device, an output path of the memory device and an input path of the memory device are coupled to each other. A signal is transmitted, controlled by a test pattern, via the output path of the memory device. The signal is received via the input path of the memory device and evaluated.Type: ApplicationFiled: July 12, 2007Publication date: January 15, 2009Inventors: MANFRED MENKE, Roman Mayr, Paul Wallner
-
Patent number: 7463074Abstract: An integrated circuit comprises an input for receiving a supply voltage, a field-effect transistor with a gate which is connected to the input in such a manner that the gate voltage present at the gate is a function of the supply voltage, a voltage source for generating a reference voltage which is connected to the input for receiving the supply voltage, a device for determining whether the gate voltage of the field effect transistor exceeds a turn-on voltage of the field-effect transistor, and a device for generating a ready signal which indicates that the supply voltage is high enough for performing functions of the integrated circuit, the device for generating being constructed for generating the ready signal when the gate voltage of the field-effect transistor exceeds the turn-on voltage of the field-effect transistor.Type: GrantFiled: January 10, 2005Date of Patent: December 9, 2008Assignee: Infineon Technologies AGInventor: Manfred Menke
-
Patent number: 7391657Abstract: A semiconductor memory chip includes: a reception interface section for receiving external data, command, and address signals in form of serial signal frames; an intermediate data buffer for intermediately storing write data and, optionally, write data mask bits to be written to a memory cell array; a memory core having a bank organized memory cell array; a decoder section for decoding an address derived from a signal frame received from the reception interface section for writing/reading data in/from one or more memory banks of the memory cell array in accordance with a write/read command within one or more received signal frames; and a frame decoder provided as an interface between the reception interface section and the memory core for decoding one or more commands included in one or more frames and outputting data addresses, command, and read/write access indication signals to the memory core and to the intermediate data buffer.Type: GrantFiled: May 22, 2007Date of Patent: June 24, 2008Assignee: Infineon Technologies AGInventors: Paul Wallner, Martin Streibl, Manfred Menke, Yukio Fukuzo, Christian Sichert, Peter Gregorius
-
Patent number: 7379373Abstract: A voltage supply circuit for providing an internal supply voltage in an integrated circuit is provided. The voltage supply circuit comprises a supply source for setting the internal supply voltage on a supply voltage line and a control circuit which is connected to the supply source for switching on and off the supply source. The control circuit can itself be switched off and regularly switched on again, wherein the control circuit includes a control unit in order to switch the supply source on and off in such a way that the internal supply voltage on the supply voltage line differs essentially by no more than a limit value as a result of capacitive charge storage.Type: GrantFiled: December 5, 2005Date of Patent: May 27, 2008Assignee: Infineon Technologies AGInventors: Harald Lorenz, Manfred Menke, Helmut Seitz
-
Publication number: 20080113316Abstract: Dental implant (10) for supporting a dental prosthesis on a jaw bone, is equipped with a main body (12), which comprises a securing portion (14) intended to be anchored in the bone tissue and, lying opposite it, a head portion (16). The head portion (16) protrudes radially beyond the securing portion (14) with respect to the longitudinal axis of the main body (12) to form a support face (26), in such a way that, in the state of insertion in the jaw bone, the pressure of the dental implant (10) on the jaw bone is reduced, and a sinking movement of the dental implant (10) into the jaw bone is effectively avoided, even over quite long periods of time.Type: ApplicationFiled: October 23, 2007Publication date: May 15, 2008Applicant: Straumann Holding AGInventor: Manfred Menke
-
Patent number: 7356718Abstract: A semiconductor memory circuit having a controller by means of which the semiconductor memory circuit can be switched into a standby mode with a reduced power requirement, comprises an analog subcircuit having a power input and a signal output and is characterized by the fact that a switching device for feeding electrical power is connected to the power input and the controller is connected to the switching device in such a way that the switching device can be driven by the controller in such a way that the switching device, in the standby mode, supplies the analog subcircuit with electrical power during a first periodically repeated time duration and does not supply it with electrical power during a second periodically repeated time duration.Type: GrantFiled: January 10, 2005Date of Patent: April 8, 2008Assignee: Infineon Technologies AGInventors: Manfred Menke, Esther Vega-Ordonez
-
Patent number: 7323927Abstract: An integrated charge pump is provided, comprising: a pump capacitor having a first terminal and a second terminal; a control unit, which operates the charge pump in an alternation between a first phase and a second phase; a first switching device in order to charge the pump capacitor with a pump voltage in the first phase; a second switching device in order to pull the potential of the first terminal to a predetermined potential in the second phase, and in order to connect the second terminal of the pump capacitor to an output node, the second switching device having a first transistor in order to connect the second terminal of the pump capacitor to the output node, a substrate terminal of the first transistor being fixedly connected to the output node; and the second switching device pulling the first terminal to the predetermined potential with a gradient, the gradient being chosen such that at no point in time is a diode breakdown voltage exceeded in the first transistor.Type: GrantFiled: December 19, 2005Date of Patent: January 29, 2008Assignee: Infineon Technologies AGInventor: Manfred Menke
-
Publication number: 20070217268Abstract: A semiconductor memory chip includes: a reception interface section for receiving external data, command, and address signals in form of serial signal frames; an intermediate data buffer for intermediately storing write data and, optionally, write data mask bits to be written to a memory cell array; a memory core having a bank organized memory cell array; a decoder section for decoding an address derived from a signal frame received from the reception interface section for writing/reading data in/from one or more memory banks of the memory cell array in accordance with a write/read command within one or more received signal frames; and a frame decoder provided as an interface between the reception interface section and the memory core for decoding one or more commands included in one or more frames and outputting data addresses, command, and read/write access indication signals to the memory core and to the intermediate data buffer.Type: ApplicationFiled: May 22, 2007Publication date: September 20, 2007Applicant: INFINEON TECHNOLOGIES AGInventors: Paul Wallner, Martin Streibl, Manfred Menke, Yukio Fukuzo, Christian Sichert, Peter Gregorius
-
Patent number: 7221615Abstract: A semiconductor memory chip includes: a reception interface section for receiving external data, command, and address signals in form of serial signal frames; an intermediate data buffer for intermediately storing write data and, optionally, write data mask bits to be written to a memory cell array; a memory core having a bank organized memory cell array; a decoder section for decoding an address derived from a signal frame received from the reception interface section for writing/reading data in/from one or more memory banks of the memory cell array in accordance with a write/read command within one or more received signal frames; and a frame decoder provided as an interface between the reception interface section and the memory core for decoding one or more commands included in one or more frames and outputting data addresses, command, and read/write access indication signals to the memory core and to the intermediate data buffer.Type: GrantFiled: October 4, 2005Date of Patent: May 22, 2007Assignee: Infineon Technologies AGInventors: Paul Wallner, Martin Streibl, Manfred Menke, Yukio Fukuzo, Christian Sichert, Peter Gregorius
-
Patent number: 7206245Abstract: A memory device includes: a generator system having a number of generators that supply voltage or current to the memory device, a controller that supplies to the generator system a state control signal that commands the generators to be in an active state or a standby state, and a self-refresh oscillator that generates a self-refresh clock signal having a period suitable to refresh memory cells of the memory device. The controller uses the self-refresh clock signal to delay transitions of the state control signal from the active state to the standby state relative to corresponding state changes of at least one external signal received by the memory device.Type: GrantFiled: April 28, 2005Date of Patent: April 17, 2007Assignee: Infineon Technologies AGInventors: Helmut Seitz, Manfred Menke
-
Publication number: 20070076508Abstract: A semiconductor memory chip includes: a reception interface section for receiving external data, command, and address signals in form of serial signal frames; an intermediate data buffer for intermediately storing write data and, optionally, write data mask bits to be written to a memory cell array; a memory core having a bank organized memory cell array; a decoder section for decoding an address derived from a signal frame received from the reception interface section for writing/reading data in/from one or more memory banks of the memory cell array in accordance with a write/read command within one or more received signal frames; and a frame decoder provided as an interface between the reception interface section and the memory core for decoding one or more commands included in one or more frames and outputting data addresses, command, and read/write access indication signals to the memory core and to the intermediate data buffer.Type: ApplicationFiled: October 4, 2005Publication date: April 5, 2007Inventors: Paul Wallner, Martin Streibl, Manfred Menke, Yukio Fukuzo, Christian Sichert, Peter Gregorius
-
Publication number: 20060245287Abstract: A memory device includes: a generator system having a number of generators that supply voltage or current to the memory device, a controller that supplies to the generator system a state control signal that commands the generators to be in an active state or a standby state, and a self-refresh oscillator that generates a self-refresh clock signal having a period suitable to refresh memory cells of the memory device. The controller uses the self-refresh clock signal to delay transitions of the state control signal from the active state to the standby state relative to corresponding state changes of at least one external signal received by the memory device.Type: ApplicationFiled: April 28, 2005Publication date: November 2, 2006Inventors: Helmut Seitz, Manfred Menke
-
Publication number: 20060170485Abstract: An integrated charge pump is provided, comprising: a pump capacitor having a first terminal and a second terminal; a control unit, which operates the charge pump in an alternation between a first phase and a second phase; a first switching device in order to charge the pump capacitor with a pump voltage in the first phase; a second switching device in order to pull the potential of the first terminal to a predetermined potential in the second phase, and in order to connect the second terminal of the pump capacitor to an output node, the second switching device having a first transistor in order to connect the second terminal of the pump capacitor to the output node, a substrate terminal of the first transistor being fixedly connected to the output node; and the second switching device pulling the first terminal to the predetermined potential with a gradient, the gradient being chosen such that at no point in time is a diode breakdown voltage exceeded in the first transistor.Type: ApplicationFiled: December 19, 2005Publication date: August 3, 2006Inventor: Manfred Menke
-
Publication number: 20060140039Abstract: A voltage supply circuit for providing an internal supply voltage in an integrated circuit is provided. The voltage supply circuit comprises a supply source for setting the internal supply voltage on a supply voltage line and a control circuit which is connected to the supply source for switching on and off the supply source. The control circuit can itself be switched off and regularly switched on again, wherein the control circuit includes a control unit in order to switch the supply source on and off in such a way that the internal supply voltage on the supply voltage line differs essentially by no more than a limit value as a result of capacitive charge storage.Type: ApplicationFiled: December 5, 2005Publication date: June 29, 2006Inventors: Harald Lorenz, Manfred Menke, Helmut Seitz
-
Publication number: 20050179477Abstract: An integrated circuit comprises an input for receiving a supply voltage, a field-effect transistor with a gate which is connected to the input in such a manner that the gate voltage present at the gate is a function of the supply voltage, a voltage source for generating a reference voltage which is connected to the input for receiving the supply voltage, a device for determining whether the gate voltage of the field effect transistor exceeds a turn-on voltage of the field-effect transistor, and a device for generating a ready signal which indicates that the supply voltage is high enough for performing functions of the integrated circuit, the device for generating being constructed for generating the ready signal when the gate voltage of the field-effect transistor exceeds the turn-on voltage of the field-effect transistor.Type: ApplicationFiled: January 10, 2005Publication date: August 18, 2005Inventor: Manfred Menke
-
Publication number: 20050179461Abstract: A semiconductor memory circuit having a controller by means of which the semiconductor memory circuit can be switched into a standby mode with a reduced power requirement, comprises an analog subcircuit having a power input and a signal output and is characterized by the fact that a switching device for feeding electrical power is connected to the power input and the controller is connected to the switching device in such a way that the switching device can be driven by the controller in such a way that the switching device, in the standby mode, supplies the analog subcircuit with electrical power during a first periodically repeated time duration and does not supply it with electrical power during a second periodically repeated time duration.Type: ApplicationFiled: January 10, 2005Publication date: August 18, 2005Inventors: Manfred Menke, Esther Vega-Ordonez
-
Patent number: 6930930Abstract: Leakage in semiconductors, such as dynamic random access memory (DRAM) devices, caused by word line/bit line shorts can be avoided by locating transistors (e.g., isolator, current limiter, equalize) inside isolated p-wells.Type: GrantFiled: November 6, 2002Date of Patent: August 16, 2005Assignee: Infineon Technologies AGInventors: Hartmud Terletzki, Manfred Menke
-
Patent number: 6909657Abstract: A psuedostatic memory circuit is selected by a memory selection signal. A control circuit, in a first operating mode, carries out a refresh of the memory area at a refresh address after reception of the refresh request signal by generation of a refresh signal if the memory circuit is deselected or if, in the event of selection of the memory circuit by the memory selection signal, the access to the memory area is ended before the generation of a further refresh request signal. The control circuit, in a second operating mode, interrupts an access to the memory area for the writing and read-out of data and carries out a refresh of the memory area by generation of a refresh signal if the memory circuit is selected and a further refresh request signal is received before the ending of the access to the memory area.Type: GrantFiled: September 30, 2003Date of Patent: June 21, 2005Assignee: Infineon Technologies AGInventors: Andreas Jakobs, Thomas Janik, Manfred Menke, Eckehard Plättner
-
Publication number: 20040084703Abstract: The present invention avoids leakage in semiconductors, such as dynamic random access memory (DRAM) devices, caused by word line/bit line shorts by locating transistors (e.g., isolator, current limiter, equalize) inside isolated p-wells.Type: ApplicationFiled: November 6, 2002Publication date: May 6, 2004Inventors: Hartmud Terletzki, Manfred Menke
-
Publication number: 20040066686Abstract: A memory circuit, in particular a psuedostatic memory circuit, is selected by a memory selection signal. The memory circuit has memory areas and a control circuit in order to refresh a memory area of the memory circuit in accordance with a refresh request signal. The control circuit, in a first operating mode, carries out a refresh of the memory area at a refresh address after reception of the refresh request signal by generation of a refresh signal if the memory circuit is deselected or if, in the event of selection of the memory circuit by the memory selection signal, the access to the memory area is ended before the generation of a further refresh request signal. The control circuit, in a second operating mode, interrupts an access to the memory area for the writing and read-out of data and carries out a refresh of the memory area by generation of a refresh signal if the memory circuit is selected and a further refresh request signal is received before the ending of the access to the memory area.Type: ApplicationFiled: September 30, 2003Publication date: April 8, 2004Inventors: Andreas Jakobs, Thomas Janik, Manfred Menke, Eckehard Plattner