Patents by Inventor Mao Zeng
Mao Zeng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130322761Abstract: A system and method of processing an image is disclosed. A particular method of determining whether a particular pixel of an image is a feature candidate includes receiving data corresponding to a subset of a plurality of pixels surrounding the particular pixel. Each of the plurality of pixels may be from the image. The method further includes excluding the particular pixel from consideration as a feature candidate based on a comparison of values of the data to a comparison value. The comparison value may be based on an attribute value of the particular pixel and a threshold attribute value.Type: ApplicationFiled: September 4, 2012Publication date: December 5, 2013Applicant: QUALCOMM INCORPORATEDInventors: Mao Zeng, Erich James Plondke, Lucian Codrescu
-
Publication number: 20130322762Abstract: A system and method of processing an image is disclosed. A particular method of determining whether a particular pixel of an image is a feature includes receiving data corresponding to a plurality of pixels (from the image) surrounding the particular pixel. The method further includes determining a set of comparison results, each corresponding to one of the plurality of pixels and indicating a result of comparing an attribute value corresponding to one of the plurality of pixels to a comparison value (based on a particular attribute value of the particular pixel and a threshold value). The method further includes performing a processor-executable instruction that, when executed by a processor, causes the processor to identify a subset of the set of comparison results that indicate the particular pixel is the feature. The identified subset may be a consecutive order of pixels of the plurality of pixels.Type: ApplicationFiled: September 4, 2012Publication date: December 5, 2013Applicant: QUALCOMM INCORPORATEDInventors: Mao Zeng, Erich James Plondke, Lucian Codrescu
-
Publication number: 20130279827Abstract: A set of even interpolated sub-pixels is formed based on a pixel window and a tap coefficient register having a tap coefficient set, the pixel window is shifted and, applying the tap coefficient register a set of odd interpolated pixels is formed. The set of even interpolated sub-pixels and the set of odd interpolated sub-pixels are accumulated, repeatedly, until a termination condition is let. In the accumulating, the tap coefficient register is updated with another tap coefficient set, the pixel window is shifted, and the even interpolated pixels are incremented, the pixel window is then shifted again and the odd interpolated pixels are incremented.Type: ApplicationFiled: April 19, 2012Publication date: October 24, 2013Applicant: QUALCOMM INCORPORATEDInventors: Bo Zhou, Mao Zeng, Junchen Du, Lucian Codrescu, Suhail Jalil
-
Publication number: 20130148694Abstract: A method includes executing a first instruction at a processor to perform a first fast Fourier transform (FFT) operation on a set of inputs in a time domain to produce data in a frequency domain, where the set of inputs is in a first order and where the data in the frequency domain is in a second order. The method also includes performing an operation on the data in the frequency domain to produce data in the frequency domain, where the data in the frequency domain is in the second order. The method includes executing a second instruction at the processor to perform a second FFT operation on the data in the frequency domain to produce data in the time domain, where the data in the time domain is in the first order.Type: ApplicationFiled: December 13, 2011Publication date: June 13, 2013Applicant: QUALCOMM INCORPORATEDInventors: Marc M. Hoffman, Ajay Anant Ingle, Mao Zeng
-
Publication number: 20130097187Abstract: A method includes executing an instruction at a processor, where executing the instruction includes comparing a data value of a plurality of data values to a first element stored at a first location of a storage device. When the data value satisfies a condition with respect to the first element, the method includes moving the first element to a second location of the storage device and inserting the data value into the first location of the storage device.Type: ApplicationFiled: October 18, 2011Publication date: April 18, 2013Applicant: QUALCOMM INCORPORATEDInventors: Ajay Anant Ingle, Mao Zeng
-
Patent number: 8417922Abstract: A method and system to combine multiple register units within a microprocessor, such as, for example, a digital signal processor, are described. A first register unit and a second register unit are retrieved from a register file structure within a processing unit, the first register unit and the second register unit being non-adjacently located within the register file structure. The first register unit and the second register unit are further combined during execution of a single instruction to form a resulting register unit. Finally, the resulting register unit is stored within the register file structure for further processing. Alternatively, a first half word unit from the first register unit and a second half word unit from the second register unit are retrieved. The first half word unit and the second half word unit are further input into corresponding high and low portions of a resulting register unit to form the resulting register unit during execution of a single instruction.Type: GrantFiled: August 2, 2006Date of Patent: April 9, 2013Assignee: QUALCOMM IncorporatedInventors: Lucian Codrescu, Erich Plondke, Mao Zeng
-
Publication number: 20130086360Abstract: An instruction identifies a register and a memory location. Upon execution of the instruction by a processor, an item is loaded from the memory location and a shift and insert operation is performed to shift data in the register and to insert the item into the register.Type: ApplicationFiled: September 30, 2011Publication date: April 4, 2013Applicant: QUALCOMM INCORPORATEDInventors: Mao Zeng, Lucian Codrescu, Erich James Plondke, Ajay Anant Ingle
-
Publication number: 20130080490Abstract: An apparatus, system and method of determining an extremum are disclosed. A reference location identifier and a reference extremum are coupled. An input extremum of an input data set is determined and a corresponding location identifier of the input extremum is also determined. The input extremum is compared with the reference extremum to determine an output extremum and output location identifier, based on the comparison.Type: ApplicationFiled: September 23, 2011Publication date: March 28, 2013Applicant: QUALCOMM INCORPORATEDInventors: Erich J. Plondke, Lucian Codrescu, Mao Zeng, Swaminathan Balasubramanian, David J. Hoyle
-
Publication number: 20130067205Abstract: An apparatus includes a processor and a memory coupled to the processor. The memory stores an instruction packet (e.g., a VLIW instruction packet) including a first predicate independent instruction and a second predicate independent instruction. Each of the predicate independent instructions has the same destination.Type: ApplicationFiled: September 9, 2011Publication date: March 14, 2013Applicant: QUALCOMM IncorporatedInventors: Erich J. Plondke, Lucian Codrescu, Mao Zeng, Charles J. Tabony, Suresh K. Venkumahanti
-
Publication number: 20130042091Abstract: An instruction specifies a source value and an offset value. Upon execution of the instruction, a first result of the instruction and a second result of the instruction are generated. The first result is a first portion of the source value and the second result is a second portion of the source value.Type: ApplicationFiled: August 12, 2011Publication date: February 14, 2013Applicant: QUALCOMM INCORPORATEDInventors: Mao Zeng, Lucian Codrescu, Erich James Plondke
-
Patent number: 8290095Abstract: A Viterbi pack instruction is disclosed that masks the contents of a first predicate register with a first masking value and masks the contents of a second predicate register with a second masking value. The resulting masked data is written to a destination register. The Viterbi pack instruction may be implemented in hardware, firmware, software, or any combination thereof.Type: GrantFiled: March 23, 2006Date of Patent: October 16, 2012Assignee: QUALCOMM IncorporatedInventors: Mao Zeng, Lucian Codrescu
-
Patent number: 8290044Abstract: Method and apparatus for performing two independent sum-of-absolute-difference (SAD) operations when receiving a single instruction (505, 705) is provided. The two operations may be performed in parallel. The operations process values stored in two source registers (405, 410) and the results are stored to a destination register (425). The source and destination registers each have two independently accessible sections, whereby a first SAD operation (401) can access a first section while a second independent SAD operation (402) can simultaneously access a second section of the register. The first SAD operation is performed on values in a first section of the source registers, the result being stored to a first section of the destination register. The second SAD operation is performed on values in a second section of the source registers, the result being stored to a second section of the destination register. The values may comprise pixel values.Type: GrantFiled: May 10, 2006Date of Patent: October 16, 2012Assignee: QUALCOMM IncorporationInventors: Mao Zeng, Lucian Codrescu
-
Patent number: 8243100Abstract: Systems and methods to perform fast rotation operations are disclosed. In a particular embodiment, a method includes executing a single instruction. The method includes receiving first data indicating a first coordinate and a second coordinate, receiving a first control value that indicates a first rotation value selected from a set of ninety degree multiples, and writing output data corresponding to the first data rotated by the first rotation value.Type: GrantFiled: June 26, 2008Date of Patent: August 14, 2012Assignee: QUALCOMM IncorporatedInventors: Shankar Krithivasan, Erich James Plondke, Lucian Codrescu, Mao Zeng, Remi Jonathan Gurski
-
Patent number: 8127117Abstract: A method and system to combine corresponding half word units from multiple register units within a microprocessor, such as, for example, a digital signal processor, during execution of a single instruction are described. An instruction to combine predetermined disparate source register units from a register file structure is received within a processing unit. The instruction is then executed to combine corresponding half word units from the source register units and to input the half word units into respective portions of a resulting destination register unit. During the execution of the instruction, the predetermined source register units are identified and corresponding most significant half word units and associated data are retrieved from the identified register units. The retrieved half word units are further combined and input into a respective most significant portion of a resulting destination register unit.Type: GrantFiled: May 10, 2006Date of Patent: February 28, 2012Assignee: QUALCOMM IncorporatedInventors: Mao Zeng, Lucian Codrescu
-
Publication number: 20110125987Abstract: A dedicated arithmetic decoding instruction is disclosed. In a particular embodiment, an apparatus includes a memory and a processor coupled to the memory. The processor is configured to execute general purpose instructions and to execute a dedicated arithmetic decoding instruction retrieved from the memory.Type: ApplicationFiled: November 20, 2009Publication date: May 26, 2011Applicant: QUALCOMM INCORPORATEDInventors: Erich James Plondke, Lucian Codrescu, Ajay Anant Ingle, Mao Zeng, Christopher Edward Koob, Charles Joseph Tabony
-
Patent number: 7949701Abstract: A method and system to perform shifting and rounding operations within a microprocessor, such as, for example, a digital signal processor, during execution of a single instruction are described. An instruction to shift and round data within a source register unit of a register file structure is received within a processing unit. The instruction includes a shifting bit value indicating the bit amount for a right shift operation and is subsequently executed to shift data within the source register unit to the right by an encoded bit value, calculated by subtracting a single bit from the shifting bit value contained within the instruction. A predetermined bit extension is further inserted within the vacated bit positions adjacent to the shifted data. Subsequently, an addition operation is performed on the shifted data and a unitary integer value is added to the shifted data to obtain resulting data.Type: GrantFiled: August 2, 2006Date of Patent: May 24, 2011Assignee: QUALCOMM IncorporatedInventors: Lucian Codrescu, Erich Plondke, Mao Zeng
-
Patent number: 7877571Abstract: In a particular embodiment, a method is disclosed that includes executing a single instruction to identify a location within a table stored at a memory. The single instruction is executable by a processor to extract bit field data from a first register and insert the bit field data into an index portion of a second register. The second register includes a table address portion and an index portion. The table address portion includes a table address identifying a memory location associated with a table. The table address and the bit field data combine to form an indexed address to an element within the table.Type: GrantFiled: November 20, 2007Date of Patent: January 25, 2011Assignee: QUALCOMM, IncorporatedInventors: Shankar Krithivasan, Lucian Codrescu, Erich James Plondke, Mao Zeng
-
Publication number: 20090327667Abstract: Systems and methods to perform fast rotation operations are disclosed. In a particular embodiment, a method includes executing a single instruction. The method includes receiving first data indicating a first coordinate and a second coordinate, receiving a first control value that indicates a first rotation value selected from a set of ninety degree multiples, and writing output data corresponding to the first data rotated by the first rotation value.Type: ApplicationFiled: June 26, 2008Publication date: December 31, 2009Applicant: QUALCOMM INCORPORATEDInventors: Shankar Krithivasan, Erich James Plondke, Lucian Codrescu, Mao Zeng, Remi Jonathan Gurski
-
Publication number: 20090235051Abstract: In a particular embodiment, a method is disclosed that includes receiving an instruction packet including a first instruction and a second instruction that is dependent on the first instruction at a processor having a plurality of parallel execution pipelines, including a first execution pipeline and a second execution pipeline. The method further includes executing in parallel at least a portion of the first instruction and at least a portion of the second instruction. The method also includes selectively committing a second result of executing the at least a portion of the second instruction with the second execution pipeline based on a first result related to execution of the first instruction with the first execution pipeline.Type: ApplicationFiled: March 11, 2008Publication date: September 17, 2009Applicant: QUALCOMM INCORPORATEDInventors: Lucian Codrescu, Robert Allan Lester, Charles Joseph Tabony, Erich James Plondke, Mao Zeng, Suresh Venkumahanti, Ajay Anant Ingle
-
Publication number: 20090177724Abstract: In a particular embodiment, a method is disclosed that includes receiving an operand to be normalized at a normalization logic circuit, where the operand includes a plurality of bits. The method further includes generating a zero output when a value of the operand is equal to zero and, when the value is not equal to zero, generating an output value representing a number that is one less than a count of leading bits of the operand.Type: ApplicationFiled: January 9, 2008Publication date: July 9, 2009Applicant: QUALCOMM INCORPORATEDInventors: Shankar Krithivasan, Erich James Plondke, Lucian Codrescu, Mao Zeng