Patents by Inventor Marco Zamprogno
Marco Zamprogno has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150162933Abstract: An analog input voltage is converted to a digital code by, generating a first set of confirmed bits based on a first series of comparisons of an output of a digital-to-analog converter with the analog input voltage and generating a second set of confirmed bits based on a second series of comparisons of the output of the digital-to-analog converter with the analog input voltage. The first set of confirmed bits is independent of the second series of comparisons. The bits of the digital output code corresponding to the analog input voltage are generated based on the first set of confirmed bits, the second set of confirmed bits and a constant value representative of a voltage shift introduced in the digital-to-analog converter between the first series of comparisons and the second series of comparisons.Type: ApplicationFiled: December 3, 2014Publication date: June 11, 2015Inventors: Francesca Girardi, Alberto Minuti, Germano Nicollini, Marco Zamprogno
-
Patent number: 9024798Abstract: According to a method of Successive Approximation Register (SAR) analog to digital conversion, N+1 SAR cycles are performed to obtain an output digital code having N bits. An analog signal is sampled and obtained. After execution of the first N?1 SAR cycles, the Nth SAR cycle is performed by setting a Nth tentative analog signal corresponding to a provisional digital code and comparing the Nth tentative analog signal with the sampled analog signal to obtain a Nth comparison result. The (N+1)th SAR cycle is performed by setting a (N+1)th tentative analog signal based on the Nth comparison result, comparing the (N+1)th tentative analog signal with the sampled analog signal to obtain a second comparison result, and correcting the provisional digital code based on the (N+1)th comparison result to obtain the output digital code. The Nth and (N+1)th SAR cycles each comprise a plurality sub-comparisons and yield a set of sub-results.Type: GrantFiled: November 8, 2012Date of Patent: May 5, 2015Assignee: ST-Ericsson SAInventors: Marco Zamprogno, Francesca Girardi, Alberto Minuti
-
Publication number: 20150084801Abstract: According to a method of Successive Approximation Register (SAR) analog to digital conversion, N+1 SAR cycles are performed to obtain an output digital code having N bits. An analog signal is sampled and obtained. After execution of the first N?1 SAR cycles, the Nth SAR cycle is performed by setting a Nth tentative analog signal corresponding to a provisional digital code and comparing the Nth tentative analog signal with the sampled analog signal to obtain a Nth comparison result. The (N+1)th SAR cycle is performed by setting a (N+1)th tentative analog signal based on the Nth comparison result, comparing the (N+1)th tentative analog signal with the sampled analog signal to obtain a second comparison result, and correcting the provisional digital code based on the (N+1)th comparison result to obtain the output digital code. The Nth and (N+1)th SAR cycles each comprise a plurality sub-comparisons and yield a set of sub-results.Type: ApplicationFiled: November 8, 2012Publication date: March 26, 2015Inventors: Marco Zamprogno, Francesca Girardi, Alberto Minuti
-
Patent number: 8947278Abstract: A single-ended to differential buffer circuit is disclosed, adapted to couple at least an input analog signal to a receiving circuit. The buffer circuit comprises an output section comprising a differential amplifier having a first and a second input, a first and a second output. The buffer circuit further comprises an input section comprising a first and a second switched capacitor, each adapted to sample said input analog signal and having a first side and a second side, the first sides of the first and second switched capacitors being controllably connectable/disconnectable to/from said first and second outputs respectively. In the buffer circuit the second sides of said first and second switched capacitors are controllably connectable/disconnectable to/from said first and second inputs of the differential amplifier respectively.Type: GrantFiled: September 8, 2011Date of Patent: February 3, 2015Assignee: ST-Ericsson SAInventors: Germano Nicollini, Alberto Minuti, Marco Zamprogno
-
Publication number: 20140218096Abstract: An electronic USB or similar device 101 with a CMOS audio output stage 105 for driving, in a first mode, e.g., a headset via a port commonly used also in a second mode by a digital data transmission stage 103 for digital data and supply, the audio output stage P-channel transistor MP being switchably back-gate biased by a bias circuit 107 according to the operating mode to achieve high-voltage tolerance.Type: ApplicationFiled: September 5, 2012Publication date: August 7, 2014Applicant: ST-ERICSSON SAInventors: Germano Nicollini, Marco Zamprogno
-
Publication number: 20130314830Abstract: An apparatus (100) for protecting a circuit (200) from an input volume comprises a switchable element (10) arranged to couple the input voltage (VIN) to the circuit (200) in response to a first control signal (DRV1) having a first value and to decouple the input voltage (VIN) from the circuit (200) in response to the first control signal (DRV1) having a second value. A monitor stage (20) compares a monitored voltage (VMON) to a threshold (VIN). A controller (30) provides the first control signal (DRV1) to the switchable element (10), the first control signal (DRV1) having the first value when the monitored voltage (VMON) is on one side of the threshold (VTH), wherein the first value is independent of the input voltage (VIN) and the second value is equal to the input voltage (VIN).Type: ApplicationFiled: December 2, 2011Publication date: November 28, 2013Inventors: Marco Zamprogno, Alberto Minuti, Germano Nicollini
-
Publication number: 20130214948Abstract: A single-ended to differential buffer circuit is is disclosed, adapted to couple at least an input analog signal to a receiving circuit. The buffer circuit comprises an output section comprising a differential amplifier having a first and a second input, a first and a second output. The buffer circuit further comprises an input section comprising a first and a second switched capacitor, each adapted to sample said input analog signal and having a first side and a second side, the first sides of the first and second switched capacitors being controllably connectable/disconnectable to/from said first and second outputs respectively. In the buffer circuit the second sides of said first and second switched capacitors are controllably connectable/disconnectable to/from said first and second inputs of the differential amplifier respectively.Type: ApplicationFiled: September 8, 2011Publication date: August 22, 2013Applicant: ST-ERICSSON SAInventors: Germano Nicollini, Alberto Minuti, Marco Zamprogno
-
Patent number: 8427196Abstract: A system includes analog supply circuitry providing first and second analog potentials. A switch module assumes first or second states to enable and inhibit transfer of an analog electrical signal from a source module to a user module based upon a driving electrical signal. A driving device drives, based upon the driving electrical signal, a control terminal of the switch module, allowing the switch module to assume the first or second state. The driving device allows the switch module to make a first driving transition from the first state to the second state, and a second driving transition from the second state to the first state. The driving device alternately connects the control terminal to a first reference potential, during the first state, and to a second reference potential, during the second state.Type: GrantFiled: September 29, 2010Date of Patent: April 23, 2013Assignee: STMicroelectronics S.R.L.Inventors: Pierangelo Confalonieri, Federico Guanziroli, Marco Zamprogno
-
Publication number: 20110095610Abstract: A system includes analog supply circuitry providing first and second analog potentials. A switch module assumes first or second states to enable and inhibit transfer of an analog electrical signal from a source module to a user module based upon a driving electrical signal. A driving device drives, based upon the driving electrical signal, a control terminal of the switch module, allowing the switch module to assume the first or second state. The driving device allows the switch module to make a first driving transition from the first state to the second state, and a second driving transition from the second state to the first state. The driving device alternately connects the control terminal to a first reference potential, during the first state, and to a second reference potential, during the second state.Type: ApplicationFiled: September 29, 2010Publication date: April 28, 2011Applicant: STMicroelectronics S.r.I.Inventors: Pierangelo CONFALONIERI, Federico GUANZIROLI, Marco ZAMPROGNO
-
Patent number: 7888994Abstract: An electrical circuit for conversion from differential to single-ended includes a differential amplifier stage and first and second buffer circuits. The differential amplifier stage includes a first and a second input; and a first and a different second charging circuit that can be operatively coupled, respectively, with an output of the conversion circuit and with an auxiliary output. Each of the first and second buffer circuits is functionally arranged between one of said outputs and between one of said charging circuits. The buffer circuits being configured so as to substantially equalize relative impedances seen towards said outputs.Type: GrantFiled: February 27, 2009Date of Patent: February 15, 2011Assignee: ST-Ericsson SAInventors: Marco Zamprogno, Pierangelo Confalonieri, Alberto Minuti
-
Patent number: 7795947Abstract: An integrated buffer device for a switched capacitance circuit having a buffer with an output for an output voltage dependent upon an input voltage that can be supplied by a source to the buffer device; a capacitive switching component that can be switched between a first and second condition and connected, respectively, to the source and to the buffer to transfer the input voltage onto the output; the capacitive switching component provided with a terminal having an associated stray capacitance; a charging and discharging device configured to pre-charge the stray capacitance at a reference voltage before taking up the second condition and to pre-discharge the stray capacitance before taking up the first condition.Type: GrantFiled: February 24, 2009Date of Patent: September 14, 2010Assignee: ST-Ericsson SAInventors: Marco Zamprogno, Germano Nicollini, Alberto Minuti
-
Patent number: 7742893Abstract: A calibration circuit calibrates an adjustable capacitance of a circuit having a time constant depending on the adjustable capacitance. The calibration circuit outputs a calibration signal carrying information for calibrating the capacitor and includes a calibration loop.Type: GrantFiled: February 21, 2008Date of Patent: June 22, 2010Assignee: STMicroelectronics S.r.l.Inventors: Pierangelo Confalonieri, Riccardo Martignone, Marco Zamprogno
-
Publication number: 20100123612Abstract: An analog-to-digital conversion circuit and device having an input stage arranged to receive an input signal and to provide an output analog signal as a function of the input signal; an analog-to-digital conversion block arranged to receive the output analog signal and to provide a respective output digital signal. The input stage includes a first voltage buffer arranged to provide the output analog signal to the conversion block as the translation of the input signal of an amount equal to a translation voltage; a second voltage buffer arranged to provide a first reference signal to the conversion block that is representative of the translation of a first reference voltage of an amount equal to the translation voltage, so that the conversion block stores the input signal as the difference of the input signal and the first reference voltage regardless of the translation voltage.Type: ApplicationFiled: November 19, 2009Publication date: May 20, 2010Applicant: ST-ERICSSON SAInventors: Marco Zamprogno, Federico Guanziroli, Germano Nicollini, Pierangelo Confalonieri
-
Patent number: 7675449Abstract: A current steering digital-analog converter for converting a digital code into an analog signal, the converter including a substrate of semiconductor material, an array of current generators integrated in the substrate, a common summation node and switches controllable on the basis of the digital code for connecting and disconnecting the current generators to and from the common summation node. The current generators are adapted to provide the common summation node with currents having a multiple value according to a power of two compared to a unit current value provided to the summation node by a current generator of the array of generators. The current generator is divided into a base number of modular current generation elements in parallel to one another at least equal to two.Type: GrantFiled: July 14, 2008Date of Patent: March 9, 2010Assignee: STMicroelectronics S.r.l.Inventors: Pierangelo Confalonieri, Marco Zamprogno, Riccardo Martignone
-
Publication number: 20090219085Abstract: An electrical circuit for conversion from differential to single-ended includes a differential amplifier stage and first and second buffer circuits. The differential amplifier stage includes a first and a second input; and a first and a different second charging circuit that can be operatively coupled, respectively, with an output of the conversion circuit and with an auxiliary output. Each of the first and second buffer circuits is functionally arranged between one of said outputs and between one of said charging circuits. The buffer circuits being configured so as to substantially equalize relative impedances seen towards said outputs.Type: ApplicationFiled: February 27, 2009Publication date: September 3, 2009Applicant: ST WIRELESS S.A.Inventors: Marco Zamprogno, Pierangelo Confalonieri, Alberto Minuti
-
Publication number: 20090212830Abstract: An integrated buffer device for a switched capacitance circuit having a buffer with an output for an output voltage dependent upon an input voltage that can be supplied by a source to the buffer device; a capacitive switching component that can be switched between a first and second condition and connected, respectively, to the source and to the buffer to transfer the input voltage onto the output; the capacitive switching component provided with a terminal having an associated stray capacitance; a charging and discharging device configured to pre-charge the stray capacitance at a reference voltage before taking up the second condition and to pre-discharge the stray capacitance before taking up the first condition.Type: ApplicationFiled: February 24, 2009Publication date: August 27, 2009Inventors: Marco Zamprogno, Germano Nicollini, Alberto Minuti
-
Patent number: 7501974Abstract: An analog/digital converter for converting an analog signal to a digital output code includes a local digital analog converter including a segmented array. The segmented array includes upper and lower segments of conversion elements selectively operable by respective digital command codes for respectively varying, according to binary weighted contributions, the voltages of first and second common nodes and the voltage of a second common node. A logic unit generates the digital command codes for controlling the local digital/analog converter according to a successive approximation technique for producing the digital output code. The converter includes a redistributor for modifying the command codes for redistributing the modified command codes between the lower segment and the upper segment, while making use of at least one auxiliary conversion element provided in the upper segment.Type: GrantFiled: August 2, 2007Date of Patent: March 10, 2009Assignee: STMicroelectronics S.r.l.Inventors: Pierangelo Confalonieri, Marco Zamprogno, Francesca Girardi
-
Publication number: 20090033531Abstract: A current steering digital-analog converter for converting a digital code into an analog signal, the converter including a substrate of semiconductor material, an array of current generators integrated in the substrate, a common summation node and switches controllable on the basis of the digital code for connecting and disconnecting the current generators to and from the common summation node. The current generators are adapted to provide the common summation node with currents having a multiple value according to a power of two compared to a unit current value provided to the summation node by a current generator of the array of generators. The current generator is divided into a base number of modular current generation elements in parallel to one another at least equal to two.Type: ApplicationFiled: July 14, 2008Publication date: February 5, 2009Applicant: STMicroelectronics S.r.l.Inventors: Pierangelo Confalonieri, Marco Zamprogno, Riccardo Martignone
-
Patent number: 7425857Abstract: A time delay logic comprises a first stage with an inverter, a capacitor connected to the input terminal of the inverter, a constant current generator and an electronic switch controlled by an input pulse. The capacitor begins to charge at a predetermined edge of the input pulse and brings the input terminal of the inverter from a first voltage (ground) to the switching threshold voltage of the inverter, so that on the output terminal of the inverter there is obtained a pulse having an edge that, as referred to the predetermined edge of the input pulse, has a delay time that depends on the inverter threshold. The circuit comprises a second stage, coupled with the first, that is a dual circuit of the circuit of the first stage and has an inverter equal to the one of the first stage.Type: GrantFiled: February 9, 2005Date of Patent: September 16, 2008Assignee: STMicroelectronics S.r.l.Inventors: Pierangelo Confalonieri, Marco Zamprogno, Federico Garibaldi
-
Publication number: 20080221823Abstract: A calibration circuit calibrates an adjustable capacitance of a circuit having a time constant depending on the adjustable capacitance. The calibration circuit outputs a calibration signal carrying information for calibrating the capacitor and includes a calibration loop.Type: ApplicationFiled: February 21, 2008Publication date: September 11, 2008Applicant: STMICROELECTRONICS S.r.I.Inventors: Pierangelo Confalonieri, Riccardo Martignone, Marco Zamprogno