Patents by Inventor Margaret A. Szymanowski
Margaret A. Szymanowski has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9401342Abstract: A system and method for a package including a wire bond wall to reduce coupling is presented. The package includes a substrate, and a first circuit on the substrate. The first circuit includes a first electrical device, a second electrical device, and a first wire bond array interconnecting the first electrical device and the second electrical device. The package includes a second circuit on the substrate adjacent to the first circuit, the second circuit includes a second wire bond array interconnecting a third electrical device and a fourth electrical device. The package includes a wire bond wall including a plurality of wire bonds over the substrate between the first circuit and the second circuit. The wire bond wall is configured to reduce an electromagnetic coupling between the first circuit and the second circuit during an operation of at least one of the first circuit and the second circuit.Type: GrantFiled: June 27, 2013Date of Patent: July 26, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Shun Meen Kuo, Margaret Szymanowski, Paul Hart
-
Publication number: 20160211222Abstract: A device (e.g., a Doherty amplifier) housed in an air cavity package includes one or more isolation structures over a surface of a substrate and defining an active circuit area. The device also includes first and second adjacent circuits within the active circuit area, first and second leads coupled to the isolation structure(s) between opposite sides of the package and electrically coupled to the first circuit, third and fourth leads coupled to the isolation structure(s) between the opposite sides of the package and electrically coupled to the second circuit, a first terminal over the first side of the package between the first lead and the third lead, a second terminal over the second side of the package between the second lead and the fourth lead, and an electronic component coupled to the package and electrically coupled to the first terminal, the second terminal, or both the first and second terminals.Type: ApplicationFiled: January 14, 2016Publication date: July 21, 2016Inventors: Shun Meen Kuo, Paul R. Hart, Margaret A Szymanowski
-
Patent number: 9337774Abstract: An embodiment of a packaged radio frequency (RF) device includes a device substrate with a voltage reference plane, a first input lead coupled to the device substrate, a first output lead coupled to the device substrate, a first transistor die coupled to a top surface of the device substrate with a solder bond, a second die coupled to the top surface of the device substrate with a conductive epoxy that electrically couples at least one component of the second die to the voltage reference plane, and non-conductive molding compound over the top surface of the device substrate and encompassing the first transistor die, the second die, a portion of the first input lead, and a portion of the first output lead.Type: GrantFiled: September 19, 2014Date of Patent: May 10, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Margaret A. Szymanowski, L. M. Mahalingam, Sarmad K. Musa, Fernando A. Santos, Jerry L. White
-
Patent number: 9331642Abstract: Embodiments of an integrated resistor may be incorporated into monolithic transistor circuits and packaged RF amplifier devices. An embodiment of an integrated resistor includes a semiconductor substrate and a resistor formed over the top surface of the semiconductor substrate from resistive material. The resistor includes at least first and second resistive sections. The first resistive section is tapered so that the first resistive section widens toward an input end of the resistor. The second resistive section is coupled in series with the first resistive section. According to a further embodiment, the second resistive section also is tapered so that the second resistive section widens toward an output end of the resistor. According to another further embodiment, a third resistive section with one or more meanders is coupled in series between the first and second resistive sections.Type: GrantFiled: June 27, 2014Date of Patent: May 3, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Sarmad K. Musa, Seungkee Min, Margaret A. Szymanowski
-
Publication number: 20160087588Abstract: An embodiment of a packaged RF amplifier device includes a device substrate, a transistor die coupled to the device substrate, and an isolation structure coupled to the transistor die. The transistor die has a top die surface, a bottom die surface, a semiconductor substrate, first and second transistors formed in the semiconductor substrate, a conductive structure at the top die surface and positioned between the first and second transistors, and a low resistance path that extends vertically through the semiconductor substrate between the conductive structure and the bottom die surface. The isolation structure is coupled to the conductive structure and extends into an area above the top die surface between the first and second transistors. The isolation structure may be a wirebond fence, a conductive wall, conductive pillars or vias, or a plated trench that extends vertically upward from the conductive structure. The device may be encapsulated with molding compound.Type: ApplicationFiled: September 25, 2014Publication date: March 24, 2016Inventors: MARGARET A. SZYMANOWSKI, KIMBERLY J. FOXX, ROBERT A. PRYOR
-
Publication number: 20160087586Abstract: An embodiment of a packaged radio frequency (RF) device includes a device substrate with a voltage reference plane, a first input lead coupled to the device substrate, a first output lead coupled to the device substrate, a first transistor die coupled to a top surface of the device substrate with a solder bond, a second die coupled to the top surface of the device substrate with a conductive epoxy that electrically couples at least one component of the second die to the voltage reference plane, and non-conductive molding compound over the top surface of the device substrate and encompassing the first transistor die, the second die, a portion of the first input lead, and a portion of the first output lead.Type: ApplicationFiled: September 19, 2014Publication date: March 24, 2016Inventors: MARGARET A. SZYMANOWSKI, L.M. MAHALINGAM, SARMAD K. MUSA, FERNANDO A. SANTOS, JERRY L. WHITE
-
Patent number: 9240390Abstract: A device (e.g., a Doherty amplifier) housed in an air cavity package includes one or more isolation structures over a surface of a substrate and defining an active circuit area. The device also includes first and second adjacent circuits within the active circuit area, first and second leads coupled to the isolation structure(s) between opposite sides of the package and electrically coupled to the first circuit, third and fourth leads coupled to the isolation structure(s) between the opposite sides of the package and electrically coupled to the second circuit, a first terminal over the first side of the package between the first lead and the third lead, a second terminal over the second side of the package between the second lead and the fourth lead, and an electronic component coupled to the package and electrically coupled to the first terminal, the second terminal, or both the first and second terminals.Type: GrantFiled: April 24, 2014Date of Patent: January 19, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Shun Meen Kuo, Paul R. Hart, Margaret A. Szymanowski
-
Publication number: 20150381122Abstract: Embodiments of an integrated resistor may be incorporated into monolithic transistor circuits and packaged RF amplifier devices. An embodiment of an integrated resistor includes a semiconductor substrate and a resistor formed over the top surface of the semiconductor substrate from resistive material. The resistor includes at least first and second resistive sections. The first resistive section is tapered so that the first resistive section widens toward an input end of the resistor. The second resistive section is coupled in series with the first resistive section. According to a further embodiment, the second resistive section also is tapered so that the second resistive section widens toward an output end of the resistor. According to another further embodiment, a third resistive section with one or more meanders is coupled in series between the first and second resistive sections.Type: ApplicationFiled: June 27, 2014Publication date: December 31, 2015Inventors: SARMAD K. MUSA, SEUNGKEE MIN, MARGARET A. SZYMANOWSKI
-
Publication number: 20150311131Abstract: A system and method for packaging a semiconductor device that includes a structure to reduce electromagnetic coupling is presented. The semiconductor device has a substrate on which a first circuit and a second circuit with inputs and outputs are formed proximate to each other. An isolation structure of electrically conductive material is located between components of the first and second circuits, the isolation structure being configured to reduce inductive coupling between those components during an operation of the semiconductor device. The isolation structure may be positioned on or over exterior surfaces of the semiconductor device housing or inside the housing. In one embodiment, the isolation structure includes a first leg extending transverse to the surface of the substrate and a first cross member connected to and projecting from the first leg over the substrate.Type: ApplicationFiled: April 25, 2014Publication date: October 29, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Michael E. Watts, Shun Meen Kuo, Margaret A. Szymanowski
-
Publication number: 20150170986Abstract: A system and method for packaging a semiconductor device that includes a wall to reduce electromagnetic coupling is presented. A semiconductor device has a substrate on which a first circuit and a second circuit are formed proximate to each other. An isolation wall of electrically conductive material is located between the first circuit and the second circuit, the isolation wall being configured to reduce inductive coupling between the first and second circuits during an operation of the semiconductor device. Several types of isolation walls are presented.Type: ApplicationFiled: December 12, 2013Publication date: June 18, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Margaret A. Szymanowski, Sarmad K. Musa, Fernando A. Santos, Mahesh K. Shah
-
Publication number: 20150002229Abstract: A device (e.g., a Doherty amplifier) housed in an air cavity package includes one or more isolation structures over a surface of a substrate and defining an active circuit area. The device also includes first and second adjacent circuits within the active circuit area, first and second leads coupled to the isolation structure(s) between opposite sides of the package and electrically coupled to the first circuit, third and fourth leads coupled to the isolation structure(s) between the opposite sides of the package and electrically coupled to the second circuit, a first terminal over the first side of the package between the first lead and the third lead, a second terminal over the second side of the package between the second lead and the fourth lead, and an electronic component coupled to the package and electrically coupled to the first terminal, the second terminal, or both the first and second terminals.Type: ApplicationFiled: April 24, 2014Publication date: January 1, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: SHUN MEEN KUO, PAUL R. HART, MARGARET A. SZYMANOWSKI
-
Publication number: 20150002226Abstract: A system and method for a package including a wire bond wall to reduce coupling is presented. The package includes a substrate, and a first circuit on the substrate. The first circuit includes a first electrical device, a second electrical device, and a first wire bond array interconnecting the first electrical device and the second electrical device. The package includes a second circuit on the substrate adjacent to the first circuit, the second circuit includes a second wire bond array interconnecting a third electrical device and a fourth electrical device. The package includes a wire bond wall including a plurality of wire bonds over the substrate between the first circuit and the second circuit. The wire bond wall is configured to reduce an electromagnetic coupling between the first circuit and the second circuit during an operation of at least one of the first circuit and the second circuit.Type: ApplicationFiled: June 27, 2013Publication date: January 1, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Shun Meen Kuo, Margaret Szymanowski, Paul Hart
-
Patent number: 8890339Abstract: A bond pad region is provided that reduces parasitic capacitance generated between bond pad metallization and underlying silicon by reducing the effective area of the bond pad, while maintaining flexibility of wire bond sites and ensuring mechanical integrity of the wire bonds. Embodiments provide, in a region that would be populated by a traditional bus bar bond pad, a small bus bar bond pad that is less than half the area of the region and populating at least a portion of the remaining area with metal tiles that are not electrically connected to the small bus bar bond pad or to each other. The metal tiles provide an attachment area for at least a portion of one or more wire bonds. Only those tiles involved in connection to a wire bond contribute to parasitic capacitance, along with the small bus bar pad.Type: GrantFiled: April 30, 2013Date of Patent: November 18, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Fernando A. Santos, Margaret A. Szymanowski, Mohd Salimin Sahludin
-
Publication number: 20140319703Abstract: A bond pad region is provided that reduces parasitic capacitance generated between bond pad metallization and underlying silicon by reducing the effective area of the bond pad, while maintaining flexibility of wire bond sites and ensuring mechanical integrity of the wire bonds. Embodiments provide, in a region that would be populated by a traditional bus bar bond pad, a small bus bar bond pad that is less than half the area of the region and populating at least a portion of the remaining area with metal tiles that are not electrically connected to the small bus bar bond pad or to each other. The metal tiles provide an attachment area for at least a portion of one or more wire bonds. Only those tiles involved in connection to a wire bond contribute to parasitic capacitance, along with the small bus bar pad.Type: ApplicationFiled: April 30, 2013Publication date: October 30, 2014Inventors: Fernando A. Santos, Margaret A. Szymanowski, Mohd Salimin Sahludin
-
Patent number: 8134241Abstract: Electronic elements having an active device region and bonding pad (BP) region on a common substrate desirably include a dielectric region underlying the BP to reduce the parasitic impedance of the BP and its interconnection as the electronic elements are scaled to higher power and/or operating frequency. Mechanical stress created by plain (e.g., oxide only) dielectric regions can adversely affect performance, manufacturing yield, pad-to-device proximity and occupied area. This can be avoided by providing a composite dielectric region having electrically isolated inclusions of a thermal expansion coefficient (TEC) less than that of the dielectric material in which they are embedded and/or closer to the substrate TEC. For silicon substrates, poly or amorphous silicon is suitable for the inclusions and silicon oxide for the dielectric material. The inclusions preferably have a blade-like shape separated by and enclosed within the dielectric material.Type: GrantFiled: July 8, 2011Date of Patent: March 13, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Jeffrey K. Jones, Margaret A. Szymanowski, Michele L. Miera, Xiaowei Ren, Wayne R. Burger, Mark A. Bennett, Colin Kerr
-
Publication number: 20110266687Abstract: Electronic elements having an active device region and bonding pad (BP) region on a common substrate desirably include a dielectric region underlying the BP to reduce the parasitic impedance of the BP and its interconnection as the electronic elements are scaled to higher power and/or operating frequency. Mechanical stress created by plain (e.g., oxide only) dielectric regions can adversely affect performance, manufacturing yield, pad-to-device proximity and occupied area. This can be avoided by providing a composite dielectric region having electrically isolated inclusions of a thermal expansion coefficient (TEC) less than that of the dielectric material in which they are embedded and/or closer to the substrate TEC. For silicon substrates, poly or amorphous silicon is suitable for the inclusions and silicon oxide for the dielectric material. The inclusions preferably have a blade-like shape separated by and enclosed within the dielectric material.Type: ApplicationFiled: July 8, 2011Publication date: November 3, 2011Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Jeffrey K. Jones, Margaret A. Szymanowski, Michele L. Miera, Xiaowei Ren, Wayne R. Burger, Mark A. Bennett, Colin Kerr
-
Patent number: 7998852Abstract: Electronic elements (44, 44?, 44?) having an active device region (46) and bonding pad (BP) region (60) on a common substrate (45) desirably include a dielectric region underlying the BP (35) to reduce the parasitic impedance of the BP (35) and its interconnection (41) as the electronic elements (44, 44?, 44?) are scaled to higher power and/or operating frequency. Mechanical stress created by plain (e.g., oxide only) dielectric regions (36?) can adversely affect performance, manufacturing yield, pad-to-device proximity and occupied area. This can be avoided by providing a composite dielectric region (62, 62?, 62?) having electrically isolated inclusions (65, 65?, 65?) of a thermal expansion coefficient (TEC) less than that of the dielectric material (78, 78?, 78?) in which they are embedded and/or closer to the substrate (45) TEC. For silicon substrates (45), poly or amorphous silicon is suitable for the inclusions (65, 65?, 65?) and silicon oxide for the dielectric material (78, 78?, 78?).Type: GrantFiled: December 4, 2008Date of Patent: August 16, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Jeffrey K. Jones, Margaret A. Szymanowski, Michele L. Miera, Xiaowei Ren, Wayne R. Burger, Mark A. Bennett, Colin Kerr
-
Publication number: 20100140814Abstract: Electronic elements (44, 44?, 44?) having an active device region (46) and bonding pad (BP) region (60) on a common substrate (45) desirably include a dielectric region underlying the BP (35) to reduce the parasitic impedance of the BP (35) and its interconnection (41) as the electronic elements (44, 44?, 44?) are scaled to higher power and/or operating frequency. Mechanical stress created by plain (e.g., oxide only) dielectric regions (36?) can adversely affect performance, manufacturing yield, pad-to-device proximity and occupied area. This can be avoided by providing a composite dielectric region (62, 62?, 62?) having electrically isolated inclusions (65, 65?, 65?) of a thermal expansion coefficient (TEC) less than that of the dielectric material (78, 78?, 78?) in which they are embedded and/or closer to the substrate (45) TEC. For silicon substrates (45), poly or amorphous silicon is suitable for the inclusions (65, 65?, 65?) and silicon oxide for the dielectric material (78, 78?, 78?).Type: ApplicationFiled: December 4, 2008Publication date: June 10, 2010Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Jeffrey K. Jones, Margaret A. Szymanowski, Michele L. Miera, Xiaowei Ren, Wayne R. Burger, Mark A. Bennett, Colin Kerr