Patents by Inventor Maria Cristina B. Estacio
Maria Cristina B. Estacio has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20100052127Abstract: A flip chip molded leadless package (MLP) with electrical paths printed in conducting ink. The MLP includes a pre-molded leadframe with the electrical paths printed directly thereon. The present invention also provides a method of fabricating the semiconductor package.Type: ApplicationFiled: November 12, 2009Publication date: March 4, 2010Inventors: Seung-Yong Choi, Ti Ching Shian, Maria Cristina B. Estacio
-
Patent number: 7638861Abstract: The invention provides a flip chip molded leadless package (MLP) with electrical paths printed in conducting ink. The MLP includes a taped leadframe with a plurality of leads and a non-conducting tape placed thereon. The electrical paths are printed on the tape to connect the features of the semiconductor device to the leads and an encapsulation layer protects the package. In a second embodiment, the MLP includes a pre-molded leadframe with the electrical paths printed directly thereon. The present invention also provides a method of fabricating the semiconductor package according to each embodiment.Type: GrantFiled: February 28, 2006Date of Patent: December 29, 2009Assignee: Fairchild Semiconductor CorporationInventors: Seung-Yong Choi, Ti Ching Shian, Maria Cristina B. Estacio
-
Publication number: 20080173991Abstract: A method for making a premolded clip structure is disclosed. The method includes obtaining a first clip and a second clip, and forming a molding material around the first clip comprising a first surface and the second clip comprising a second surface. The first surface of the first clip structure and the second surface of the second clip structure are exposed through the molding material, and a premolded clip structure is then formed.Type: ApplicationFiled: January 24, 2007Publication date: July 24, 2008Inventors: Erwin Victor Cruz, Maria Cristina B. Estacio
-
Patent number: 7315077Abstract: Provided are a molded leadless package, and a sawing type molded leadless package and method of manufacturing same. The molded leadless package includes a lead frame pad having first and second surfaces opposite to each other. A semiconductor chip is adhered to the first surface of the lead frame pad. A lead is electrically coupled to the semiconductor chip. A molding material covers the lead frame pad, the semiconductor chip, and the lead and exposes a portion of the lead and a portion of the second surface of the lead frame pad. A step difference is formed between a surface of the molding material covering the second surface of the lead frame pad and the second surface of the lead frame pad itself. The sawing type molded leadless package includes a short-circuit preventing member that is post-shaped or convex, and protruding from the lower surface of the die pad.Type: GrantFiled: November 12, 2004Date of Patent: January 1, 2008Assignee: Fairchild Korea Semiconductor, Ltd.Inventors: Yoon-hwa Choi, Shi-baek Nam, O-seob Jeon, Rajeev Dinkar Joshi, Maria Cristina B. Estacio
-
Patent number: 7071033Abstract: A semiconductor device including a leadframe and two stacked dies, a first of which is on a top surface of a leadframe while the second one is on a bottom surface of the leadframe. The drain region of the first die is coupled to a drain clip assembly that includes a drain clip that is in contact with a lead rail. The body of the semiconductor device includes a window or opening that exposes the drain region of the second die.Type: GrantFiled: July 8, 2004Date of Patent: July 4, 2006Assignee: Fairchild Semiconductor CorporationInventor: Maria Cristina B. Estacio
-
Patent number: 7052938Abstract: A chip device including a leadframe that includes source and gate connections, a bumped die including solder bumps on a top side that is attached to the leadframe such that the solder bumps contact the source and gate connections, and a copper clip attached to the backside of the bumped die such that the copper clip contacts drain regions of the bumped die and a lead rail. The chip device is manufactured by flip chipping a bumped die onto the leadframe and placing the copper clip on a backside of the trench die such that the backside of the trench die is coupled to the lead rail. The process involves reflowing the solder bumps on the bumped die and solder paste that is placed between the copper clip and the backside of the bumped die.Type: GrantFiled: February 4, 2005Date of Patent: May 30, 2006Assignee: Fairchild Semiconductor CorporationInventors: Maria Cristina B. Estacio, Maria Clemens Y. Quinones
-
Patent number: 6870254Abstract: A chip device including a leadframe that includes source and gate connections, a bumped die including solder bumps on a top side that is attached to the leadframe such that the solder bumps contact the source and gate connections, and a copper clip attached to the backside of the bumped die such that the copper clip contacts drain regions of the bumped die and a lead rail. The chip device is manufactured by flip chipping a bumped die onto the leadframe and placing the copper clip on a backside of; the trench die such that the backside of the trench die is coupled to the lead rail. The process involves reflowing the solder bumps on the bumped die and solder paste that is placed between the copper clip and the backside of the bumped die.Type: GrantFiled: April 13, 2000Date of Patent: March 22, 2005Assignee: Fairchild Semiconductor CorporationInventors: Maria Cristina B. Estacio, Maria Clemens Y. Quinones
-
Patent number: 6867489Abstract: A method for forming a semiconductor die package is provided. The method comprises: forming a semiconductor die including a source contact region and a gate contact region at a first side and a drain contact region at a second side; forming a first conductive path on the semiconductor die extending from the source contact region at the first side to the second side; forming a second conductive path on the semiconductor die extending from the gate contact region at the first side to the second side; and attaching the semiconductor die to a circuit substrate so that the second side is proximate to the circuit substrate and the first side is distal to circuit substrate.Type: GrantFiled: January 21, 2003Date of Patent: March 15, 2005Assignee: Fairchild Semiconductor CorporationInventor: Maria Cristina B. Estacio
-
Patent number: 6861286Abstract: A packaging arrangement for a semiconductor device including a leadframe and a die coupled thereto. The die is coupled to the leadframe such that its back surface (drain area) is coplanar with source leads and a gate lead extending from the leadframe. A stiffener is coupled to the leadframe and electrically isolated therefrom in order to help maintain the position of the source and gate pads of the leadframe. When the semiconductor device is coupled to a printed circuit board (PCB), the exposed surface of the die serves as the direct drain connections while the source leads and gate leads serve as the connections for the source and gate regions of the die.Type: GrantFiled: June 23, 2003Date of Patent: March 1, 2005Assignee: Fairchild Semiconductor CorporationInventors: Maria Cristina B. Estacio, Ruben Madrid
-
Patent number: 6830959Abstract: A semiconductor die package is disclosed. In one embodiment, the semiconductor die package includes a circuit substrate including a conductive region. A semiconductor die is on the circuit substrate. The semiconductor die includes an edge and a recess at the edge. A solder joint couples the semiconductor die and the conductive region through the recess.Type: GrantFiled: January 17, 2003Date of Patent: December 14, 2004Assignee: Fairchild Semiconductor CorporationInventor: Maria Cristina B. Estacio
-
Patent number: 6806580Abstract: A multichip module is disclosed. In one embodiment, the multichip module includes a substrate having a first side and a second side, the first side being opposite to the first side. A driver chip is at the first side of the substrate. A semiconductor die comprising a vertical transistor is at the second side of the substrate. The driver chip and the semiconductor die are in electrical communication through the substrate.Type: GrantFiled: December 26, 2002Date of Patent: October 19, 2004Assignee: Fairchild Semiconductor CorporationInventors: Rajeev Joshi, Maria Cristina B. Estacio
-
Patent number: 6777786Abstract: A semiconductor device including a leadframe and two stacked dies, a first of which is on a top surface of a leadframe while the second one is on a bottom surface of the leadframe. The drain region of the first die is coupled to a drain clip assembly that includes a drain clip that is in contact with a lead rail. The body of the semiconductor device includes a window or opening that exposes the drain region of the second die.Type: GrantFiled: March 12, 2001Date of Patent: August 17, 2004Assignee: Fairchild Semiconductor CorporationInventor: Maria Cristina B. Estacio
-
Publication number: 20040130011Abstract: A packaging arrangement for a semiconductor device including a leadframe and a die coupled thereto. The die is coupled to the leadframe such that its back surface (drain area) is coplanar with source leads and a gate lead extending from the leadframe. A stiffener is coupled to the leadframe and electrically isolated therefrom in order to help maintain the position of the source and gate pads of the leadframe. When the semiconductor device is coupled to a printed circuit board (PCB), the exposed surface of the die serves as the direct drain connections while the source leads and gate leads serve as the connections for the source and gate regions of the die.Type: ApplicationFiled: June 23, 2003Publication date: July 8, 2004Applicant: Fairchild Semiconductor CorporationInventors: Maria Cristina B. Estacio, Ruben Madrid
-
Publication number: 20040125573Abstract: A multichip module is disclosed. In one embodiment, the multichip module includes a substrate having a first side and a second side, the first side being opposite to the first side. A driver chip is at the first side of the substrate. A semiconductor die comprising a vertical transistor is at the second side of the substrate. The driver chip and the semiconductor die are in electrical communication through the substrate.Type: ApplicationFiled: December 26, 2002Publication date: July 1, 2004Applicant: Fairchild Semiconductor CorporationInventors: Rajeev Joshi, Maria Cristina B. Estacio
-
Patent number: 6649961Abstract: Increasing the number of MOSFET gate bump contacts makes MOSFET gate contacts more durable and reliable. Extension of the under-bump metal laterally from the gate contact with the gate pad metallization out to two or more gate pads overlying the source pad metallization reduces the risk of delamination of the metallization due to thermal and mechanical stresses in assembly and operation. Use of more than one gate pad further reduces such failure risks. The result is a reliable, durable MOSFET gate contact.Type: GrantFiled: April 8, 2002Date of Patent: November 18, 2003Assignee: Fairchild Semiconductor CorporationInventors: Maria Cristina B. Estacio, R. Evan Bendal
-
Patent number: 6646329Abstract: A packaging arrangement for a semiconductor device including a leadframe and a die coupled thereto. The die is coupled to the leadframe such that its back surface (drain area) is coplanar with source leads and a gate lead extending from the leadframe. A stiffener is coupled to the leadframe and electrically isolated therefrom in order to help maintain the position of the source and gate pads of the leadframe. When the semiconductor device is coupled to a printed circuit board (PCB), the exposed surface of the die serves as the direct drain connections while the source leads and gate leads serve as the connections for the source and gate regions of the die.Type: GrantFiled: May 15, 2001Date of Patent: November 11, 2003Assignee: Fairchild Semiconductor, Inc.Inventors: Maria Cristina B. Estacio, Ruben Madrid
-
Patent number: 6645791Abstract: A carrier for use in a semiconductor die package is disclosed. In one embodiment, the carrier includes a die attach region and an edge region. A solder mask is on the edge region.Type: GrantFiled: April 23, 2001Date of Patent: November 11, 2003Assignee: Fairchild SemiconductorInventors: Jonathan A. Noquil, Maria Cristina B. Estacio
-
Publication number: 20030205798Abstract: A carrier for use in a semiconductor die package is disclosed. In one embodiment, the carrier includes a die attach region and an edge region. A solder mask is on the edge region.Type: ApplicationFiled: June 4, 2003Publication date: November 6, 2003Inventors: Jonathan A. Noquil, Maria Cristina B. Estacio
-
Publication number: 20030189248Abstract: Increasing the number of MOSFET gate bump contacts makes MOSFET gate contacts more durable and reliable. Extension of the under-bump metal laterally from the gate contact with the gate pad metallization out to two or more gate pads overlying the source pad metallization reduces the risk of delamination of the metallization due to thermal and mechanical stresses in assembly and operation. Use of more than one gate pad further reduces such failure risks. The result is a reliable, durable MOSFET gate contact.Type: ApplicationFiled: April 8, 2002Publication date: October 9, 2003Inventors: Maria Cristina B. Estacio, R. Evan Bendal
-
Patent number: 6617655Abstract: Careful repositioning of MOSFET gate contacts and increasing of their number makes MOSFET gate contacts more durable and reliable without requiring changes in either the leadframe design or the assembly process. Extension of the under-bump metal laterally from the gate contact with the gate pad metallization out to two or more gate pads not overlying the gate pad metallization minimizes the risk of delamination of the metallization due to thermal and mechanical stresses in assembly and operation. Use of more than one gate pad further reduces such failure risks. Positioning the gate pads sufficiently close to the original gate contact permits use of the same leadframe design and assembly process as would be used for a single gate pad placed directly over the gate contact. The result is a reliable, durable MOSFET gate contact compatible with current assembly methods.Type: GrantFiled: April 5, 2002Date of Patent: September 9, 2003Assignee: Fairchild Semiconductor CorporationInventors: Maria Cristina B. Estacio, Margie Tumulak