Patents by Inventor Mario Caresosa

Mario Caresosa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20050271169
    Abstract: Equalization is provided in a high speed communication receiver that includes in various aspects an automatic gain control input stage, a decision feedback equalizer, a clock and data recovery circuit and equalization control circuits. The automatic gain control stage may include a continuous time filter with an adjustable bandwidth. A threshold adjust signal may be applied to the output of the automatic gain control stage. The equalization control circuits may be implemented in the digital domain and operate at a lower clock speed than the data path.
    Type: Application
    Filed: June 30, 2004
    Publication date: December 8, 2005
    Inventors: Afshin Momtaz, Mario Caresosa, David Chung, Davide Tonietto, Guangming Yin, Bruce Currivan, Thomas Kolze, Ichiro Fujimori
  • Publication number: 20050258900
    Abstract: A method and apparatus for adaptively controlling a variable gain amplifier (VGA). The operation of the VGA is separated into a low gain mode and a high gain mode and the mode in which the VGA is currently operating in is adaptively sensed. A threshold voltage is compared to a control voltage of the VGA; if the VGA is currently operating in the low gain mode and the control voltage is higher than the threshold voltage, the VGA is switched from the low gain mode to the high gain mode; and if the VGA is currently operating in the high gain mode and the control voltage is lower than the threshold voltage, the VGA is switched from the high gain mode to the low gain mode.
    Type: Application
    Filed: May 24, 2004
    Publication date: November 24, 2005
    Inventors: Mario Caresosa, Guangming Yin
  • Publication number: 20050248382
    Abstract: A compensation apparatus maintains an effective resistance of one or more resistors in a circuit by associating an adjustable resistor circuit to each resistor. The compensation apparatus compares the resistance of a resistor in the circuit with the resistance of a reference resistor. When the resistance of the resistor in the circuit falls outside of a desired range, the compensation apparatus adjusts the resistance of the adjustable resistor to adjust the effective resistance of the resistor and adjustable resistor combination.
    Type: Application
    Filed: May 6, 2004
    Publication date: November 10, 2005
    Inventors: David Chung, Afshin Momtaz, Mario Caresosa
  • Publication number: 20050248396
    Abstract: An input processing circuit includes a first and second input transistors for receiving a differential pair of first and second input signals, respectively. At least one resistor is coupled between first terminals of the first and second input transistors. The input processing circuit includes a variable gain amplifier (VGA) circuit. At least one first transistor has a gate terminal, and is coupled between the first terminals of the first and second input transistors. At least one second transistor has a gate terminal, and is coupled between the first terminals of the first and second input transistors. A gate switch is coupled to the gate terminal of the at least one second transistor. The at least one first transistor and the at least one second transistor adjust a gain of the input processing circuit in response to a control voltage.
    Type: Application
    Filed: May 7, 2004
    Publication date: November 10, 2005
    Inventors: Mario Caresosa, Afshin Momtaz, Guangming Yin
  • Publication number: 20050135475
    Abstract: A communication system having a transmitter transmits an information signal over a communication media and a receiver coupled to the communication media receives the transmitted information signal. The receiver includes a continuous time filter having an adjustable bandwidth for linearly equalizing the transmitted information signal as a function of the adjustable bandwidth. A decision feedback equalizer coupled to the continuous time filter then reduces inter-symbol interference in the filtered information signal.
    Type: Application
    Filed: February 9, 2004
    Publication date: June 23, 2005
    Inventors: Afshin Momtaz, Mario Caresosa
  • Publication number: 20050128012
    Abstract: A phase lock loop with multiple divider paths is presented herein. The phase lock loop can be used to provide a wide range of frequencies. The phase lock loop can also be used as a portion of a clock multiplier unit or a clock data and recovery unit.
    Type: Application
    Filed: February 2, 2005
    Publication date: June 16, 2005
    Inventors: Mario Caresosa, Namik Kocaman, Afshin Momtaz
  • Patent number: 6864752
    Abstract: A phase lock loop with multiple divider paths is presented herein. The phase lock loop can be used to provide a wide range of frequencies. The phase lock loop can also be used as a portion of a clock multiplier unit or a clock data and recovery unit.
    Type: Grant
    Filed: May 22, 2003
    Date of Patent: March 8, 2005
    Assignee: Broadcom Corporation
    Inventors: Mario Caresosa, Namik Kocaman, Afshin Momtaz
  • Publication number: 20040105410
    Abstract: An apparatus and method are disclosed to aid a transceiver chip, in a wide-band serial data communications system, in receiving data at multiple data rates. A multi-rate filter within the transceiver chip is implemented as at least one adjustable-rate filter stage and a limiting stage. The at least one adjustable-rate filter stage is used to generate a filtered serial data signal from a received serial data signal. The limiter stage generates a full-swing serial data signal from the filtered serial data signal. A bandwidth of the at least one adjustable-rate filter stage is adjustable in order to receive serial data signals at multiple data rates. The bandwidth of the multi-rate filter within the transceiver chip is selectable by the user of the wide-band communication system.
    Type: Application
    Filed: November 19, 2002
    Publication date: June 3, 2004
    Inventors: Ichiro Fujimori, Mario Caresosa, Namik Kocaman
  • Publication number: 20040104781
    Abstract: A phase lock loop with multiple divider paths is presented herein. The phase lock loop can be used to provide a wide range of frequencies. The phase lock loop can also be used as a portion of a clock multiplier unit or a clock data and recovery unit.
    Type: Application
    Filed: May 22, 2003
    Publication date: June 3, 2004
    Inventors: Mario Caresosa, Namik Kocaman, Afshin Momtaz
  • Publication number: 20040086030
    Abstract: A method and apparatus are disclosed to aid a transceiver chip, in a serial data communications system, in recovering from a system-side, out-bound data clocking problem. If a problem with a primary clock signal, used to clock data from a system-side of a transceiver chip through at least a part of an out-bound data path of the transceiver chip, is detected, then a more reliable secondary clock signal is substituted for the primary clock signal. Once it is determined that the primary clock signal has recovered, the primary clock signal is switched back to and certain discrete circuits of the out-bound data path of the transceiver chip are automatically reset in hardware without the need for system level intervention to avoid any problems due to clock glitches on the primary clock signal during the switching.
    Type: Application
    Filed: December 5, 2002
    Publication date: May 6, 2004
    Inventors: Kang Xiao, Mario Caresosa, Hongtao Jiang, Randall Stolaruk
  • Publication number: 20040086003
    Abstract: Present herein is a multirate transceiver wherein data can be received at a first data rate and transmitted at a second data rate. The transceiver device comprises a first interface for receiving data at one data rate a mapper that can map data from a first rate to the second rate, and a second interface for transmitting the data at the second data rate.
    Type: Application
    Filed: January 31, 2003
    Publication date: May 6, 2004
    Inventors: Vikram Natarajan, Kang Xiao, Mario Caresosa, Jay Proano, David Chung, Afshin Momtaz, Randy Stolaruk, Xin Wang, Namik Kocaman
  • Publication number: 20040086029
    Abstract: A phase lock loop comprising a plurality of voltage controlled oscillators is presented herein. The phase lock loop can provide a wide range of output frequencies with low jitter. Additionally, the phase lock loop can be incorporated into a clock multiplier unit and a clock and data recovery unit.
    Type: Application
    Filed: May 22, 2003
    Publication date: May 6, 2004
    Inventors: Mario Caresosa, Namik Kocaman