Patents by Inventor Markus Bühler
Markus Bühler has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20120032028Abstract: An actuating mechanism (1) for a vent door (2) in an aircraft door (3) comprising an electric motor (4) driving the vent door (2) in a closing position towards the aircraft door (3), a control unit (9), controlling said electric motor (4), and a flight lock actuator, driven by the electric motor (4). A return spring biases the vent door (2) to an open position.Type: ApplicationFiled: July 27, 2011Publication date: February 9, 2012Applicant: EUROCOPTER DEUTSCHLAND GMBHInventors: Thomas Pritzen, Markus Bühler, Thomas Tendyra
-
Publication number: 20110302367Abstract: The present invention relates to a method and respective system for operating a DRAM main memory. One buffer line is provided for multiple pages. When writing data to the buffer it is decided which to which buffer-line the data is written to based on its destination main memory address. A tuple consisting of lower memory address and data is stored. Data entered into the buffer-line will be sorted by page in case the line is flushed to the main memory. Sorting the buffer entries results in less page openings and closings, since the data is re-arranged by memory address and therefore in logical order. By using one line for multiple pages only a fraction of memory of a common set-associative cache is needed, thus decreasing the amount of overhead significantly.Type: ApplicationFiled: December 8, 2010Publication date: December 8, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Cagri Balkesen, Markus Buehler, Rainer Dorsch, Guenther Hutzl, Michael W. Kaufmann, Daniel Pfefferkorn, David Rohr, Stefanie Scherzinger, Thomas Schwarz
-
Patent number: 8032851Abstract: A design structure for reducing coupling between wires of an electronic circuit is proposed, wherein sets of nets are classified according to their coupling characteristics, and spacing between wires assigned to the sets of nets is chosen according to the coupling characteristics.Type: GrantFiled: August 28, 2007Date of Patent: October 4, 2011Assignee: International Business Machines CorporationInventors: Moussadek Belaidi, Markus Buehler, James J. Curtin, Adam P. Matheny, Bryan A. Meyer, Douglas S. Search, Dhaval R. Sejpal, Charles Vakirtzis
-
Patent number: 8015527Abstract: The invention relates to a delay calculation method for wiring nets of an electronic circuit, wherein a net within an electronic circuit comprises a driver pin and a receiving pin being coupled by at least one loop, the loop comprising a first branching path and a second branching path electrically parallel to the first branching path, wherein at least a first and a second branching point connect the branching paths. The method comprises the steps of disconnecting each branching path once at a time at a specific point in said the at least one loop which connects a driver to at least one specific receiving pin; calculating a delay value of a signal connection between the driver pin and each of the receiving pin for each of the disconnected branching paths of each loop; storing maximum and/or minimum calculated delay values; and applying at least one of the delay values for static timing analysis of the electronic circuit.Type: GrantFiled: July 1, 2008Date of Patent: September 6, 2011Assignee: International Business Machines CorporationInventors: Markus Buehler, Juergen Koehl, Markus Olbrich, Philipp Panitz
-
Patent number: 8010916Abstract: Disclosed is a method that predicts test yield for a semiconductor product, prior to design layout. This is accomplished by applying a critical area analysis to individual library elements that are used to form a specific product and by estimating the test yield impact of combining these library elements. For example, the method considers the test yield impact of sensitivity to library element to library element shorts and the test yield impact of sensitivity to wiring faults. The disclosed method further allows die size growth to be traded off against the use of library elements with higher test yield in order to provide an optimal design solution. Thus, the method may be used to modify library element selection so as to optimize test yield. Lastly, the method further repeats itself at key design checkpoints to revalidate initial test yield (and cost) assumptions made when the product was quoted to a customer.Type: GrantFiled: April 4, 2008Date of Patent: August 30, 2011Assignee: International Business Machines CorporationInventors: Jeanne Bickford, Markus Buehler, Jason D. Hibbeler, Juergen Koehl
-
Patent number: 8010925Abstract: The invention relates to a method and a system for placing electric circuits in integrated circuit chip design. Specifically, the invention encompasses performing a global placement step placing the cells into bins on the chip, as well as a detailed placement process which arranges the cells in the bins to obtain a legal arrangement while generating simply connected free space for routing channels.Type: GrantFiled: May 15, 2008Date of Patent: August 30, 2011Assignee: International Business Machines CorporationInventors: Markus Buehler, Juergen Koehl
-
Patent number: 8006208Abstract: A routing method for reducing coupling between wires of an electronic circuit is proposed, wherein sets of nets are classified according to their coupling characteristics, and spacing between wires assigned to the sets of nets is chosen according to the coupling characteristics.Type: GrantFiled: May 18, 2010Date of Patent: August 23, 2011Assignee: International Business Machines CorporationInventors: Moussadek Belaidi, Markus Buehler, James J. Curtin, Adam P. Matheny, Bryan A. Meyer, Douglas S. Search, Dhaval R. Sejpal, Charles Vakirtzis
-
Patent number: 7996808Abstract: A computer readable medium, system and associated method is provided for designing an integrated circuit with inserted loops. The method comprises the steps of inserting a loop with tagged wire segments and/or vias in a fully routed and DCR clean integrated circuit; performing a DRC; and fixing DRC violations by removing tagged wire segments and/or vias which contribute to a violation.Type: GrantFiled: June 26, 2008Date of Patent: August 9, 2011Assignee: International Business Machines CorporationInventors: Andreas Arp, Jeanne P. Bickford, Markus Buehler, Juergen Koehl, Philipp Salz
-
Patent number: 7984394Abstract: A design structure for an integrated circuit including a first wire of a first level of wiring tracks, a second wire of a second level of wiring tracks, a third wire of a third level of wiring tracks, and a fourth wire located a first distance from the second wire in the second level of wiring tracks. A first via connects the first and second wires at a first location of the second wire. A second via connects the second and third wires at the first location, the second via is substantially axially aligned with the first via. A third via connecting the third and fourth wires at a second location of the fourth wire. A fourth via connecting the first and fourth wires at the second location, the fourth via is substantially axially aligned with the third via. The second, third, and fourth vias, and the third and fourth wires form a path between the first and second wires redundant to the first via.Type: GrantFiled: December 13, 2007Date of Patent: July 19, 2011Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Jeanne P. Bickford, Markus Buehler, Jason D. Hibbeler, Juergen Koehl, Edward J. Nowak
-
Patent number: 7960836Abstract: An integrated circuit including a first wire of a first level of wiring tracks, a second wire of a second level of wiring tracks, a third wire of a third level of wiring tracks, and a fourth wire located a first distance from the second wire in the second level of wiring tracks. A first via connects the first and second wires at a first location of the second wire. A second via connects the second and third wires at the first location, the second via is substantially axially aligned with the first via. A third via connecting the third and fourth wires at a second location of the fourth wire. A fourth via connecting the first and fourth wires at the second location, the fourth via is substantially axially aligned with the third via. The second, third, and fourth vias, and the third and Fourth wires form a path between the first and second wires redundant to the first via.Type: GrantFiled: March 10, 2008Date of Patent: June 14, 2011Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Jeanne P. Bickford, Markus Buehler, Jason D. Hibbeler, Juergen Koehl, Edward J. Nowak
-
Patent number: 7904861Abstract: A method, system, and computer program product for coupled noise timing violation avoidance in detailed routing of an integrated circuit design are provided. The method includes calculating a noise induced timing violation sensitivity (NITVS) metric for nets in the integrated circuit design as a measure of sensitivity to a timing violation relative to a coupled noise delay adder, prioritizing routing isolation as a function of the NITVS metric for each of the nets to avoid coupled noise timing violations, and outputting the routing isolation priority.Type: GrantFiled: June 13, 2007Date of Patent: March 8, 2011Assignee: International Business Machines CorporationInventors: Markus Buehler, Moussadek Belaidi, James J. Curtin, Adam P. Matheny, Bryan A. Meyer, Douglas S. Search, Dhaval R. Sejpal, Charles Vakirtzis
-
Publication number: 20100302089Abstract: A radiometric measuring arrangement for measuring fill level of a fill substance in a container includes: arranged one above the other in measurement operation on a first side of the container, two or more radiometric radiators, which, in measurement operation, send radioactive radiation through the container, and which, in measurement operation, are arranged in a measuring position in the interior of the container in a pressure resistant, protective tube protruding laterally into the container; and, arranged on a second side of the container lying opposite to the radiators, at least one detector, which serves to receive radiation intensity penetrating through the container as a function of fill level and to convert such into a fill level dependent, electrical signal. The measuring arrangement permits achievement of a highly linear dependence of total detected radiation intensity on fill level.Type: ApplicationFiled: May 29, 2009Publication date: December 2, 2010Applicant: Endress + Hauser GmbH + Co. KGInventors: Alecsandru Nistor, Jochen Politt, Markus Bühler
-
Publication number: 20100257503Abstract: A method for rerouting a wire in an integrated circuit includes determining a wire coupling a first circuit element to a second circuit element is experiencing capacitive coupling effects with one or more other wires; removing the wire from a netlist; dividing the structure into a routing grid; defining a first and second wire types; associating a penalty with each wire type; determining all possible paths through the routing grid between the first circuit element and the second circuit element; determining a weighted length for each path; and selecting the path having the lowest weighted length.Type: ApplicationFiled: April 2, 2009Publication date: October 7, 2010Applicant: International Business Machines CorporationInventors: Markus Buehler, Michael A. Kazda, Juergen Koehl
-
Publication number: 20100237700Abstract: A signal repowering chip comprises an input; at least one inverter connected in series to the input; and at least one switch connected to a test enable signal, the at least one switch configured to allow a signal connected to the input to propagate through the at least one inverter in the event that the test enable signal is on. A 3-dimensional integrated circuit comprises a first chip, the first chip comprising a default voltage level and a plurality of wiring layers; and a second chip, the second chip comprising at least one repeater, the repeater being connected to the default voltage level.Type: ApplicationFiled: April 5, 2010Publication date: September 23, 2010Applicant: International Business Machines CorporationInventors: Markus Buehler, Sebastian Ehrenreich, Juergen Koehl
-
Publication number: 20100223588Abstract: A routing method for reducing coupling between wires of an electronic circuit is proposed, wherein sets of nets are classified according to their coupling characteristics, and spacing between wires assigned to the sets of nets is chosen according to the coupling characteristics.Type: ApplicationFiled: May 18, 2010Publication date: September 2, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Moussadek Belaidi, Markus Buehler, James J. Curtin, Adam P. Matheny, Bryan A. Meyer, Douglas S. Search, Dhaval R. Sejpal, Charles Vakirtzis
-
Publication number: 20100211923Abstract: A design structure for an integrated circuit including a first wire of a first level of wiring tracks, a second wire of a second level of wiring tracks, a third wire of a third level of wiring tracks, and a fourth wire located a first distance from the second wire in the second level of wiring tracks. A first via connects the first and second wires at a first location of the second wire. A second via connects the second and third wires at the first location, the second via is substantially axially aligned with the first via. A third via connecting the third and fourth wires at a second location of the fourth wire. A fourth via connecting the first and fourth wires at the second location, the fourth via is substantially axially aligned with the third via. The second, third, and fourth vias, and the third and fourth wires form a path between the first and second wires redundant to the first via.Type: ApplicationFiled: December 13, 2007Publication date: August 19, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Brent A. Anderson, Jeanne P. Bickford, Markus Buehler, Jason D. Hibbeler, Juergen Koehl, Edward J. Nowak
-
Publication number: 20100100347Abstract: Calculating a timing delay in a repeater network in an electronic circuit. The repeater network comprises a plurality of driving cells. At least one loop comprising one or more pins and one or more driving cells for driving the loop is implemented. Each driving cell in the loop is arranged between two branches of the loop. For each driving cell, the loop is opened a plurality of times per driving cell, with one open at a time. A dedicated arrival time of a signal at each sink of the repeater network for the one open at a time per driving cell is calculated. The dedicated arrival time is stored. The calculation step and the storing step is repeated until the dedicated arrival time at each sink of the repeater network is available for each of the opens per driving cell.Type: ApplicationFiled: October 13, 2009Publication date: April 22, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Markus Buehler, Juergen Kuehl, Markus Olbrich, Philipp Panitz
-
Publication number: 20090158231Abstract: A design structure for an integrated circuit including a first wire of a first level of wiring tracks, a second wire of a second level of wiring tracks, a third wire of a third level of wiring tracks, and a fourth wire located a first distance from the second wire in the second level of wiring tracks. A first via connects the first and second wires at a first location of the second wire. A second via connects the second and third wires at the first location, the second via is substantially axially aligned with the first via. A third via connecting the third and fourth wires at a second location of the fourth wire. A fourth via connecting the first and fourth wires at the second location, the fourth via is substantially axially aligned with the third via. The second, third, and fourth vias, and the third and fourth wires form a path between the first and second wires redundant to the first via.Type: ApplicationFiled: December 13, 2007Publication date: June 18, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Brent A. Anderson, Jeanne P. Bickford, Markus Buehler, Jason D. Hibbeler, Juergen Koehl, Edward J. Nowak
-
Publication number: 20090031274Abstract: A computer readable medium, system and associated method is provided for designing an integrated circuit with inserted loops. The method comprises the steps of inserting a loop with tagged wire segments and/or vias in a fully routed and DCR clean integrated circuit; performing a DRC; and fixing DRC violations by removing tagged wire segments and/or vias which contribute to a violation.Type: ApplicationFiled: June 26, 2008Publication date: January 29, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Andreas Arp, Jeanne P. Bickford, Markus Buehler, Juergen Koehl, Philipp Salz
-
Publication number: 20090013293Abstract: The invention relates to a delay calculation method for wiring nets of an electronic circuit, wherein a net within an electronic circuit comprises a driver pin (P0; P30) and a receiving pin (P1-P19; P32-P42) being coupled by at least one loop (40, 50; 60, 70, 80), said loop (40, 50; 60, 70, 80) comprising a first branching path (BP40a, BP50a) and a second branching path (BP40b, BP50b) electrically parallel to said first branching path (BP40a, BP50a), wherein at least a first and a second branching point (I, OP10; P30, OP1, P42) connect said branching paths (BP40a, BP40b; BP50a, BP50b).Type: ApplicationFiled: July 1, 2008Publication date: January 8, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Markus Buehler, Juergen Koehl, Markus Olbrich, Philipp Punitz