Patents by Inventor Martin Feldtkeller

Martin Feldtkeller has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 10374587
    Abstract: The techniques of this disclosure may digitally generate a driver signal with a period (or frequency) at a finer resolution than can be achieved by simply counting clock cycles of a system clock. The driver signal may be configured to trigger based on single output clock signal that may be phase-shifted relative to the master system clock. A clock phase shift circuit may increment the phase shift of the output clock signal to any fraction relative to the master system clock. A driver signal generated based on the phase-shifted output clock may achieve the high resolution in frequency desirable when controlling some pulse-width modulated circuits, such as an LLC converter.
    Type: Grant
    Filed: September 5, 2017
    Date of Patent: August 6, 2019
    Assignee: Infineon Technologies Austria AG
    Inventor: Martin Feldtkeller
  • Patent number: 10256630
    Abstract: In some examples, a controller device is configured to control power electronics circuitry and includes a high-voltage (HV) pin, a power supply (VCC) pin, a startup device configured to conduct electricity from the HV pin to the VCC pin, and comparator circuitry configured to determine whether a voltage level of the VCC pin is greater than a turn-on voltage threshold. In some examples, the comparator circuitry is further configured to cause the controller device to enter a normal-operation mode in response to determining that the voltage level of the VCC pin is greater than the turn-on voltage threshold. In some examples, the controller device also includes level detection circuitry configured to determine the turn-on voltage threshold based on a level of the HV pin.
    Type: Grant
    Filed: May 30, 2017
    Date of Patent: April 9, 2019
    Assignee: Infineon Technologies Austria AG
    Inventors: Martin Feldtkeller, Reinhard Mueller
  • Publication number: 20180358890
    Abstract: A power supply circuit is equipped with a converter circuit configured to convert an alternating current signal applied at an input of the power supply circuit into a direct current signal. A control circuit for the power supply circuit is configured to detect a phase of the alternating current signal and to control discharging of an internal capacitive element of the power supply circuit based on the detected phase of the alternating current signal.
    Type: Application
    Filed: June 11, 2018
    Publication date: December 13, 2018
    Inventors: Martin Feldtkeller, Torsten Hinz, Jens Barrenscheen, Reinhard Mueller, Anthony Sanders
  • Publication number: 20180351357
    Abstract: In some examples, a controller device is configured to control power electronics circuitry and includes a high-voltage (HV) pin, a power supply (VCC) pin, a startup device configured to conduct electricity from the HV pin to the VCC pin, and comparator circuitry configured to determine whether a voltage level of the VCC pin is greater than a turn-on voltage threshold. In some examples, the comparator circuitry is further configured to cause the controller device to enter a normal-operation mode in response to determining that the voltage level of the VCC pin is greater than the turn-on voltage threshold. In some examples, the controller device also includes level detection circuitry configured to determine the turn-on voltage threshold based on a level of the HV pin.
    Type: Application
    Filed: May 30, 2017
    Publication date: December 6, 2018
    Inventors: Martin Feldtkeller, Reinhard Mueller
  • Patent number: 10084451
    Abstract: Techniques are disclosed for a level shifter configured to adjust current flow in response to measured current fluctuations due to common mode noise in the level shifter. For example, the level shifter includes a low-side control circuit configured to adjust a first current flowing into a first low-side terminal of an active high voltage level shifter device in response to a difference between the first low-side current and a second low-side current flowing into a second low-side terminal of an inactive high voltage level shifter device. The level shifter further includes a high-side receiver circuit configured to detect a difference between a first high-side current flowing into a first high-side terminal of the active high voltage level shifter device and a second high-side current flowing into a second high-side terminal of the inactive high voltage level shifter device.
    Type: Grant
    Filed: April 6, 2017
    Date of Patent: September 25, 2018
    Assignee: Infineon Technologies Austria AG
    Inventor: Martin Feldtkeller
  • Patent number: 9972619
    Abstract: Disclosed is a semiconductor device arrangement including a first semiconductor device having a load path, and a plurality of second transistors, each having a load path between a first and a second load terminal and a control terminal. The second transistors have their load paths connected in series and connected in series to the load path of the first transistor, each of the second transistors has its control terminal connected to the load terminal of one of the other second transistors, and one of the second transistors has its control terminal connected to one of the load terminals of the first semiconductor device.
    Type: Grant
    Filed: August 29, 2016
    Date of Patent: May 15, 2018
    Assignee: INFINEON TECHNOLOGIES AUSTRIA AG
    Inventors: Rolf Weis, Franz Hirler, Martin Feldtkeller, Gerald Deboy, Matthias Stecher, Armin Willmeroth
  • Publication number: 20180123466
    Abstract: In some examples, a method of controlling a first switch and a second switch of a resonant mode power converter circuit, the method comprising delivering control signals to the first switch and the second switch at a switching frequency. The method also comprises determining, for a first driving period, a first phase relation between a phase of a resonant current in the resonant mode power converter circuit and a phase of the control signals. The method further comprises determining, for a second driving period, a second phase relation between a phase of the resonant current and a phase of the control signals, and controlling the switching frequency based on a difference of the first phase relation and the second phase relation.
    Type: Application
    Filed: October 27, 2016
    Publication date: May 3, 2018
    Inventor: Martin Feldtkeller
  • Patent number: 9960693
    Abstract: In some examples, a method of controlling a first switch and a second switch of a resonant mode power converter circuit, the method comprising delivering control signals to the first switch and the second switch at a switching frequency. The method also comprises determining, for a first driving period, a first phase relation between a phase of a resonant current in the resonant mode power converter circuit and a phase of the control signals. The method further comprises determining, for a second driving period, a second phase relation between a phase of the resonant current and a phase of the control signals, and controlling the switching frequency based on a difference of the first phase relation and the second phase relation.
    Type: Grant
    Filed: October 27, 2016
    Date of Patent: May 1, 2018
    Assignee: Infineon Technologies Austria AG
    Inventor: Martin Feldtkeller
  • Publication number: 20170366175
    Abstract: The techniques of this disclosure may digitally generate a driver signal with a period (or frequency) at a finer resolution than can be achieved by simply counting clock cycles of a system clock. The driver signal may be configured to trigger based on single output clock signal that may be phase-shifted relative to the master system clock. A clock phase shift circuit may increment the phase shift of the output clock signal to any fraction relative to the master system clock. A driver signal generated based on the phase-shifted output clock may achieve the high resolution in frequency desirable when controlling some pulse-width modulated circuits, such as an LLC converter.
    Type: Application
    Filed: September 5, 2017
    Publication date: December 21, 2017
    Inventor: Martin Feldtkeller
  • Publication number: 20170359069
    Abstract: Techniques are disclosed for a level shifter configured to adjust current flow in response to measured current fluctuations due to common mode noise in the level shifter. For example, the level shifter includes a low-side control circuit configured to adjust a first current flowing into a first low-side terminal of an active high voltage level shifter device in response to a difference between the first low-side current and a second low-side current flowing into a second low-side terminal of an inactive high voltage level shifter device. The level shifter further includes a high-side receiver circuit configured to detect a difference between a first high-side current flowing into a first high-side terminal of the active high voltage level shifter device and a second high-side current flowing into a second high-side terminal of the inactive high voltage level shifter device.
    Type: Application
    Filed: April 6, 2017
    Publication date: December 14, 2017
    Inventor: Martin Feldtkeller
  • Patent number: 9780766
    Abstract: The techniques of this disclosure may digitally generate a driver signal with a period (or frequency) at a finer resolution than can be achieved by simply counting clock cycles of a system clock. The driver signal may be configured to trigger based on single output clock signal that may be phase-shifted relative to the master system clock. A clock phase shift circuit may increment the phase shift of the output clock signal to any fraction relative to the master system clock. A driver signal generated based on the phase-shifted output clock may achieve the high resolution in frequency desirable when controlling some pulse-width modulated circuits, such as an LLC converter.
    Type: Grant
    Filed: May 12, 2016
    Date of Patent: October 3, 2017
    Assignee: Infineon Technologies Austria AG
    Inventor: Martin Feldtkeller
  • Patent number: 9741601
    Abstract: Semiconductor component comprising at least two semiconductor regions are disclosed. In one embodiment the semiconductor regions of the semiconductor component are electrically isolated from one another by an insulator, and a deposited, patterned, metallic layer extends over the semiconductor regions and over the insulator.
    Type: Grant
    Filed: March 6, 2009
    Date of Patent: August 22, 2017
    Assignee: Infineon Technologies Austria AG
    Inventors: Martin Feldtkeller, Uwe Wahl
  • Patent number: 9742277
    Abstract: A switching converter includes a transistor arrangement having a plurality of n transistors, with n?2, each including a gate terminal, and a load path between a source and a drain terminal, and at least m, with m?n and m?1 of the n transistors having a control terminal. The control terminal of each of the m transistors is configured to receive a control signal that adjusts an activation state of the transistor. The load paths of the plurality of n transistors are connected in parallel to form a load path of the transistor arrangement. A drive circuit is configured to adjust the activation state of the m transistors.
    Type: Grant
    Filed: September 14, 2015
    Date of Patent: August 22, 2017
    Assignee: Infineon Technologies Austria AG
    Inventors: Franz Hirler, Martin Feldtkeller, Gerald Deboy
  • Patent number: 9654087
    Abstract: Techniques are disclosed for a level shifter configured to adjust current flow in response to measured current fluctuations due to common mode noise in the level shifter. For example, the level shifter includes a low-side control circuit configured to adjust a first current flowing into a first low-side terminal of an active high voltage level shifter device in response to a difference between the first low-side current and a second low-side current flowing into a second low-side terminal of an inactive high voltage level shifter device. The level shifter further includes a high-side receiver circuit configured to detect a difference between a first high-side current flowing into a first high-side terminal of the active high voltage level shifter device and a second high-side current flowing into a second high-side terminal of the inactive high voltage level shifter device.
    Type: Grant
    Filed: June 9, 2016
    Date of Patent: May 16, 2017
    Assignee: Infineon Technologies Austria AG
    Inventor: Martin Feldtkeller
  • Patent number: 9602097
    Abstract: An electronic switch is connected in series with a load dependent on an input signal. The electronic switch is operated in a first operation mode for a first time period after a signal level of the input signal has changed from an off-level to an on-level. The first operation mode includes driving the electronic switch dependent on a voltage across the load and dependent on a temperature of the electronic switch. The electronic switch is operated in a second operation mode after the first time period. The second operation mode includes driving the electronic switch dependent on the temperature according to a hysteresis curve.
    Type: Grant
    Filed: January 13, 2015
    Date of Patent: March 21, 2017
    Assignee: Infineon Technologies Austria AG
    Inventor: Martin Feldtkeller
  • Patent number: 9602162
    Abstract: A method for transmitting data in a direction of transmission of a clock signal, wherein positive and negative edges of the clock signal are transmitted by pulses with opposite polarity, wherein the polarity of the pulses is not inverted when no data is transmitted, and wherein the polarity of at least one pulse is inverted when data is transmitted.
    Type: Grant
    Filed: October 6, 2015
    Date of Patent: March 21, 2017
    Assignee: INFINEON TECHNOLOGIES AG
    Inventor: Martin Feldtkeller
  • Patent number: 9577513
    Abstract: A method for operating a power factor correction circuit is provided which may include the steps of providing a plurality of N switched-mode converter circuits each comprising an nth inductor, where N is at least 2, starting a switching pulse for the nth switched-mode converter circuit when the following conditions are fulfilled: the nth inductor of the nth switched-mode converter circuit has a predefined magnetization state; and a predefined time period has elapsed since the start of a switching pulse for an mth switched-mode converter circuit, where m=n?1 in case n>1 and m=N in case n=1. The predefined time period is a predefined fraction of the time period from the start of a previous switching pulse for the nth switched-mode converter circuit to a time when the nth inductor of the nth switched-mode converter circuit has the predefined magnetization state.
    Type: Grant
    Filed: September 29, 2014
    Date of Patent: February 21, 2017
    Assignee: INFINEON TECHNOLOGIES AG
    Inventors: Martin Feldtkeller, Martin Krueger
  • Publication number: 20160372466
    Abstract: Disclosed is a semiconductor device arrangement including a first semiconductor device having a load path, and a plurality of second transistors, each having a load path between a first and a second load terminal and a control terminal. The second transistors have their load paths connected in series and connected in series to the load path of the first transistor, each of the second transistors has its control terminal connected to the load terminal of one of the other second transistors, and one of the second transistors has its control terminal connected to one of the load terminals of the first semiconductor device.
    Type: Application
    Filed: August 29, 2016
    Publication date: December 22, 2016
    Inventors: Rolf Weis, Franz Hirler, Martin Feldtkeller, Gerald Deboy, Matthias Stecher, Armin Willmeroth
  • Patent number: 9473025
    Abstract: System and method for adaptively altering a power supply's dead time. A method comprises detecting a start of a dead time, detecting an ending condition of the dead time, and ending the dead time. The detecting of the ending condition is based on a first current flowing through a lower portion of the power supply or a second current flowing through a gate driver of a lower switching element in the power supply.
    Type: Grant
    Filed: June 6, 2014
    Date of Patent: October 18, 2016
    Assignee: Infineon Technologies Austria AG
    Inventor: Martin Feldtkeller
  • Patent number: 9455631
    Abstract: A embodiment relates to a current estimation circuitry for a converter comprising: an integrator for integrating a voltage across an inductor of the converter; a current sense unit for obtaining a signal that is associated with the current flowing through at least one of the electronic switches of the converter; and a control unit for adjusting at least two parameters of the integrator based on comparing the output of the integrator with the signal provided by the current sense unit.
    Type: Grant
    Filed: September 6, 2013
    Date of Patent: September 27, 2016
    Assignee: Infineon Technologies Austria AG
    Inventor: Martin Feldtkeller