Patents by Inventor Masabumi Shibata
Masabumi Shibata has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9858181Abstract: A memory module having different types of memory mounted together on a double-sided substrate has a first edge and opposite second edge and includes a plurality of memory controllers, a plurality of flash memories, and a plurality of second memories having a higher signal transmission rate than the flash memories. A socket terminal for connecting the double-sided substrate to a motherboard is formed on the front surface and the back surface of the double-sided substrate on the first edge side; the memory controllers are disposed on the second edge side; the second memories are disposed on the second edge side at positions opposite the positions at which the memory controllers are disposed; and the flash memories are disposed on at least the back surface thereof at positions that are closer to the first edge than are the positions at which the memory controllers and the second memories are disposed.Type: GrantFiled: June 20, 2013Date of Patent: January 2, 2018Assignee: Hitachi, Ltd.Inventors: Yutaka Uematsu, Satoshi Muraoka, Hiroshi Kakita, Akio Idei, Yusuke Fukumura, Satoru Watanabe, Takayuki Ono, Taishi Sumikura, Yuichi Fukuda, Takashi Miyagawa, Michinori Naito, Hideki Osaka, Masabumi Shibata, Hitoshi Ueno, Kazunori Nakajima, Yoshihiro Kondo
-
Patent number: 9667697Abstract: The transfer data amount between a server and storage is effectively reduced, and the broadband of an effective band between the server and the storage is realized. An interface device is located in a server module, and, when receiving a read request issued by a server processor, transmits a read command based on the read request to a storage processor. In a case where a reverse-conversion instruction to cause the interface device to perform reverse conversion of post-conversion object data acquired by converting object data of the read request is received from the storage processor, DMA to transfer post-conversion object data stored in the transfer source address on a storage memory to the transfer destination address on the server memory while reverse-converting the post-conversion object data is performed.Type: GrantFiled: July 30, 2015Date of Patent: May 30, 2017Assignee: Hitachi, Ltd.Inventors: Nobuhiro Yokoi, Mutsumi Hosoya, Nagamasa Mizushima, Yoshihiro Yoshii, Masabumi Shibata
-
Patent number: 9658783Abstract: In methods connecting a memory module configured from DRAM, which is high-speed memory, and a memory module configured from flash memory which is slower than DRAM but is high-capacity memory, to a CPU memory bus, in the case of sequential reading, the busy rate of the CPU memory bus increases, and performance degradation occurs easily. In the present invention, an information processing device has a CPU, a CPU memory bus, and a primary storage device. The primary storage device has a first memory module and a second memory module. The first memory module has high-speed memory. The second memory module has memory having the same memory interface as that of the high-speed memory, high-capacity memory having a different memory interface from that of the high-speed memory, and a controller that controls same. The first memory module and second memory module are caused to be accessed by the memory interface of the high-speed memory.Type: GrantFiled: March 27, 2013Date of Patent: May 23, 2017Assignee: Hitachi, Ltd.Inventors: Satoshi Muraoka, Yutaka Uematsu, Hideki Osaka, Yuusuke Fukumura, Satoru Watanabe, Masabumi Shibata, Hiroshi Kakita, Yuichi Fukuda, Takashi Miyagawa, Michinori Naito, Hitoshi Ueno, Akio Idei, Takayuki Ono, Taishi Sumikura
-
Patent number: 9569144Abstract: When DRAMs that are high-speed memories and flash memories that are lower in speed but can be larger in capacity than the DRAM are to be mounted on a DIMM, what matters in maximizing CPU memory bus throughput is the arrangement of the mounted components. The present disclosure provides a memory module (DIMM) that includes memory controllers arranged on the module surface closer to a socket terminal and DRAMs serving as high-speed memories arranged on the back surface. Nonvolatile memories as large-capacity memories are arranged on the side farther from the socket terminal.Type: GrantFiled: March 27, 2013Date of Patent: February 14, 2017Assignee: Hitachi, Ltd.Inventors: Yutaka Uematsu, Satoshi Muraoka, Hideki Osaka, Masabumi Shibata, Yuusuke Fukumura, Satoru Watanabe, Hiroshi Kakita, Akio Idei, Hitoshi Ueno, Takayuki Ono, Takashi Miyagawa, Michinori Naito, Taishi Sumikura, Yuichi Fukuda
-
Publication number: 20160092351Abstract: A memory module having different types of memory mounted together on a double-sided substrate has a first edge and opposite second edge and includes a plurality of memory controllers, a plurality of flash memories, and a plurality of second memories having a higher signal transmission rate than the flash memories. A socket terminal for connecting the double-sided substrate to a motherboard is formed on the front surface and the back surface of the double-sided substrate on the first edge side; the memory controllers are disposed on the second edge side; the second memories are disposed on the second edge side at positions opposite the positions at which the memory controllers are disposed; and the flash memories are disposed on at least the back surface thereof at positions that are closer to the first edge than are the positions at which the memory controllers and the second memories are disposed.Type: ApplicationFiled: June 20, 2013Publication date: March 31, 2016Inventors: Yutaka UEMATSU, Satoshi MURAOKA, Hiroshi KAKITA, Akio IDEI, Yusuke FUKUMURA, Satoru WATANABE, Takayuki ONO, Taishi SUMIKURA, Yuichi FUKUDA, Takashi MIYAGAWA, Michinori NAITO, Hideki OSAKA, Masabumi SHIBATA, Hitoshi UENO, Kazunori NAKAJIMA, Yoshihiro KONDO
-
Publication number: 20150355846Abstract: When DRAMs that are high-speed memories and flash memories that are lower in speed but can be larger in capacity than the DRAM are to be mounted on a DIMM, what matters in maximizing CPU memory bus throughput is the arrangement of the mounted components. The present disclosure provides a memory module (DIMM) that includes memory controllers arranged on the module surface closer to a socket terminal and DRAMs serving as high-speed memories arranged on the back surface. Nonvolatile memories as large-capacity memories are arranged on the side farther from the socket terminal.Type: ApplicationFiled: March 27, 2013Publication date: December 10, 2015Inventors: Yutaka UEMATSU, Satoshi MURAOKA, Hideki OSAKA, Masabumi SHIBATA, Yuusuke FUKUMURA, Satoru WATANABE, Hiroshi KAKITA, Akio IDEI, Hitoshi UENO, Takayuki ONO, Takashi MIYAGAWA, Michinori NAITO, Taishi SUMIKURA, Yuichi FUKUDA
-
Publication number: 20150350301Abstract: The transfer data amount between a server and storage is effectively reduced, and the broadband of an effective band between the server and the storage is realized. An interface device is located in a server module, and, when receiving a read request issued by a server processor, transmits a read command based on the read request to a storage processor. In a case where a reverse-conversion instruction to cause the interface device to perform reverse conversion of post-conversion object data acquired by converting object data of the read request is received from the storage processor, DMA to transfer post-conversion object data stored in the transfer source address on a storage memory to the transfer destination address on the server memory while reverse-converting the post-conversion object data is performed.Type: ApplicationFiled: July 30, 2015Publication date: December 3, 2015Inventors: Nobuhiro YOKOI, Mutsumi HOSOYA, Nagamasa MIZUSHIMA, Yoshihiro YOSHII, Masabumi SHIBATA
-
Publication number: 20150347032Abstract: In methods connecting a memory module configured from DRAM, which is high-speed memory, and a memory module configured from flash memory which is slower than DRAM but is high-capacity memory, to a CPU memory bus, in the case of sequential reading, the busy rate of the CPU memory bus increases, and performance degradation occurs easily. In the present invention, an information processing device has a CPU, a CPU memory bus, and a primary storage device. The primary storage device has a first memory module and a second memory module. The first memory module has high-speed memory. The second memory module has memory having the same memory interface as that of the high-speed memory, high-capacity memory having a different memory interface from that of the high-speed memory, and a controller that controls same. The first memory module and second memory module are caused to be accessed by the memory interface of the high-speed memory.Type: ApplicationFiled: March 27, 2013Publication date: December 3, 2015Inventors: Satoshi MURAOKA, Yutaka UEMATSU, Hideki OSAKA, Yuusuke FUKUMURA, Satoru WATANABE, Masabumi SHIBATA, Hiroshi KAKITA, Yuichi FUKUDA, Takashi MIYAGAWA, Michinori NAITO, Hitoshi UENO, Akio IDEI, Takayuki ONO, Taishi SUMIKURA
-
Patent number: 9116858Abstract: The transfer data amount between a server and storage is effectively reduced, and the broadband of an effective band between the server and the storage is realized. An interface device is located in a server module, and, when receiving a read request issued by a server processor, transmits a read command based on the read request to a storage processor. In a case where a reverse-conversion instruction to cause the interface device to perform reverse conversion of post-conversion object data acquired by converting object data of the read request is received from the storage processor, DMA to transfer post-conversion object data stored in the transfer source address on a storage memory to the transfer destination address on the server memory while reverse-converting the post-conversion object data is performed.Type: GrantFiled: September 15, 2014Date of Patent: August 25, 2015Assignee: Hitachi, Ltd.Inventors: Nobuhiro Yokoi, Mutsumi Hosoya, Nagamasa Mizushima, Yoshihiro Yoshii, Masabumi Shibata
-
Patent number: 6728258Abstract: In a multi-processor system interconnecting processor units, memory units, and input/output units connected to input/output devices via a crossbar switch having a plurality of ports, the transmitter of each processor unit has a circuit for determining a destination of an access request in the following manner. For an access request to a main memory, the access request is transferred to all processor units and one memory unit storing the data to be accessed. For an access request to a memory mapped register of the input/output device, the access request is broadcast to all input/output units. For an access request to a memory mapped register belonging to any one of the processor units, memory units, and input/output units, the access request is broadcast to all units via the crossbar switch.Type: GrantFiled: December 8, 1999Date of Patent: April 27, 2004Assignee: Hitachi, Ltd.Inventors: Tetsuhiko Okada, Naoki Hamanaka, Naohiko Irie, Takehisa Hayashi, Tetsuya Mochida, Masabumi Shibata, Youichi Tanaka, Yasuhiro Ishii
-
Publication number: 20010034808Abstract: A highly associative cache memory device is arranged to use as a data memory a memory like a SDRAM to be accessed by a row access and a column access and locate the data of all the ways of the same set number on the same row. A cache control circuit 5 executes the row access to the data memory before fixing a cache hit determination. If a cache is hit, the column access is executed by the hit way number. If a cache-miss takes place and thus the write back is necessary, the column access is executed by using the replace way number. If a cache-miss takes place and thus no write back is necessary, the column access is interrupted. These operations make it possible to reduce an access latency and a busy time of a memory bank as saving the pins of an LSI being inputted with data if an outside SDRAM chip is used for the data memory. If the cache miss takes place, the row access is effective for reading the data to be written back to the cache.Type: ApplicationFiled: October 29, 1998Publication date: October 25, 2001Inventors: ATSUSHI NAKAJIMA, MASABUMI SHIBATA
-
Patent number: 6298418Abstract: In a bus or switch coupled system having a plurality of processor modules and a memory module, the memory module is provided with a unit for returning a write completion acknowledgement (WRITE_ACK) to a write requesting processor module. If a processor module PM1 is under execution of write-back of a cache line upon arrival of a cache coherence check (CCC) issued from a processor module with a cache miss of the cache line, an “INVALID” signal is returned to the CCC issued processor module PMO after a write completion acknowledgment from the memory module is confirmed and the cache line is invalidated. After confirming the “INVALID” signals from other processor modules, the CCC issued processor module issues a READ transaction to the memory module to obtain correct latest data reflecting the write-back data of the processor module.Type: GrantFiled: November 28, 1997Date of Patent: October 2, 2001Assignee: Hitachi, Ltd.Inventors: Shisei Fujiwara, Masabumi Shibata, Atsushi Nakajima, Naoki Hamanaka, Naohiko Irie
-
Patent number: 6263405Abstract: A cache status report sum up for use in a multiprocessor system having a plurality of processor units each having a processor and a cache memory and a plurality of memory units. The cache status report sum up apparatus sums up cache coherency check results indicating statuses of the cache memories without limiting the number of memory access requests requiring cache coherency checks that can be overlapped when the memory access requests requiring cache coherency checks are executed in an overlapping manner. The cache status report sum up apparatus is provided between the processor units and the memory units and sums up cache coherency check results sent by cache status reporting apparatus included in each processor unit. The cache status reporting apparatus responds to a memory access request requiring a cache coherency check.Type: GrantFiled: August 14, 1998Date of Patent: July 17, 2001Assignee: Hitachi, LTDInventors: Naohiko Irie, Naoki Hamanaka, Tsuyoshi Tanaka, Masabumi Shibata, Atsushi Nakajima
-
Patent number: 6049221Abstract: A semiconductor integrated circuit system having a function of automatically adjusting an output resistance value with reference to a temperature of an LSI which is operating. When a count value obtained from a counter by counting the output of a timer becomes equal to a predetermined value, a temperature sensor measures temperatures of LSIs. If a temperature fluctuation measured from a previous measured value is greater than a predetermined width, then a control apparatus issues an output resistance value adjustment request signal to output resistance adjustment units of the LSIs.Type: GrantFiled: July 8, 1998Date of Patent: April 11, 2000Assignee: Hitachi, Ltd.Inventors: Kenichi Ishibashi, Takehisa Hayashi, Tsutomu Goto, Hideki Murayama, Akira Yamagiwa, Yasuhiro Ishii, Naoki Hamanaka, Masabumi Shibata
-
Patent number: 6038644Abstract: Information indicative of whether each processor unit caches data which belongs to each of the plural areas of the main memory larger than a cache line is stored in the multicast table. The destinations of a coherent processing request which should be sent to other processor units are limited by the information stored in this table. The interconnection network broadcasts the request to the limited destinations. When the processor unit of the destination of this processing request sends back a cache status of the data designated by the request, it also sends back the caching status in the processor unit concerning a specific memory area which includes the data. Depending on this send back, the request source processor unit renews a portion relating to the destination processor unit within the caching status concerning that specific memory area stored in the processor unit.Type: GrantFiled: March 19, 1997Date of Patent: March 14, 2000Assignee: Hitachi, Ltd.Inventors: Naohiko Irie, Naoki Hamanaka, Masabumi Shibata
-
Patent number: 6011791Abstract: In a multi-processor system interconnecting processor units, memory units, and input/output units connected to input/output devices via a crossbar switch having a plurality of ports, the transmitter of each processor unit has a circuit for determining a destination of an access request in the following manner. For an access request to a main memory, the access request is transferred to all processor units and one memory unit storing the data to be accessed. For an access request to a memory mapped register of the input/output device, the access request is broadcast to all input/output units. For an access request to a memory mapped register belonging to any one of the processor units, memory units, and input/output units, the access request is broadcast to all units via the crossbar switch.Type: GrantFiled: November 12, 1996Date of Patent: January 4, 2000Assignee: Hitachi, Ltd.Inventors: Tetsuhiko Okada, Naoki Hamanaka, Naohiko Irie, Takehisa Hayashi, Tetsuya Mochida, Masabumi Shibata, Youichi Tanaka, Yasuhiro Ishii
-
Patent number: 5987571Abstract: In a cache coherency control method of a multi-processor system comprising a plurality of cache systems of identical configuration-after "method", for quickly determining consistency of a data block designated by a cache coherency request issued by other cache system a multi-processor system using the same, systems have identical configuration and each of the cache systems includes a history table for storing an address included in an access request flowing over a shared bus and a history table control circuit. The history table control circuit determines whether an address of a received access request is stored in the history table, and when the address is stored in the history table, suppresses the operation of a cache control circuit for the access request, and alternatively when the address is not stored in the address table, conducts the operation of the cache control circuit for the access request.Type: GrantFiled: April 23, 1997Date of Patent: November 16, 1999Assignee: Hitachi, Ltd.Inventors: Masabumi Shibata, Atsushi Nakajima, Shisei Fujiwara
-
Patent number: 5584004Abstract: A data processing system is provided which includes a plurality of subsystems each including at least one instruction processor, at least one input/output device and at least one main storage device connected by local bus. The subsystems are connected to one another through bus extenders and inter-subsystem transfer lines. Each of the main storage devices is assigned for a partial address space as a part of the system address space. When an instruction processor or an input/output processor on each of the subsystems makes access to a main storage device, the operation of the system is as follows. If the address of access is in the address space limit of a main storage device on an inner subsystem, access to the main storage device on the inner subsystem is made.Type: GrantFiled: March 20, 1992Date of Patent: December 10, 1996Assignee: Hitachi, Ltd.Inventors: Takeshi Aimoto, Akira Ishiyama, Hidenori Kosugi, Masabumi Shibata
-
Patent number: 5442755Abstract: A multi-processor system wherein a plurality of processors connected to a common bus share a main storage by means of a storage controller connected to the common bus. If a processor executes a lock setting, the other processors receive the lock address sent to the common bus by the processor. When another processor issues a request regarding the main storage, the request address is compared with the received lock address. If the request address is the same as the lock address, the processor suspends issuing the request regarding the main storage.Type: GrantFiled: October 29, 1993Date of Patent: August 15, 1995Assignee: Hitachi, Ltd.Inventor: Masabumi Shibata
-
Patent number: 5353428Abstract: In an information processing apparatus composed of two or more processor units each including a cache memory and a processor which accesses stored data via the cache memory, and a main storage, a cache memory control method in which, using information concerning control object data, such as identification of a storage area and whether or not the data are program data, a judgment is made as to whether or not the data has a high possibility of being used by another processor. If the data has a high possibility of being used by another processor, the cache memory is controlled by the store-through system. If the data has a low possibility of being used by another processor, the cache memory is controlled by the store-in system.Type: GrantFiled: May 20, 1993Date of Patent: October 4, 1994Assignee: Hitachi, Ltd.Inventor: Masabumi Shibata