Abstract: An information management apparatus, including an electronic control unit including a microprocessor and a memory connected to the microprocessor. The microprocessor is configured to perform acquiring an information on a component to be dismantled within a predetermined period, setting a demand value representing a degree of a demand for a predetermined material, determining whether the demand value is greater than or equal to a predetermined value, and whether the predetermined material is included in the component based on the information, if it is determined that the demand value is greater than or equal to the predetermined value, and registering the component as an object of a recycle or a reuse, if it is determined that the predetermined material is included in the component.

Abstract: A battery management apparatus including a microprocessor configured to perform acquiring a battery information on batteries, acquiring a battery requirement information required by a user, and extracting a candidate battery satisfying the battery requirement as a candidate for a presentation battery from among the batteries based on the battery information and the battery requirement information. The battery information includes a battery element information on each of battery elements included in a first battery and a second battery, and the microprocessor is configured to perform the extracting including determining whether it is possible to constitute the candidate battery by a combination battery including the battery elements included in the first battery and the second battery, and when it is determined that it is possible to constitute the candidate battery by the combination battery, extracting the combination battery as the candidate battery.

Abstract: An information management apparatus, including an electronic control unit including a microprocessor and a memory connected to the microprocessor. The microprocessor is configured to perform acquiring an information on a component to be dismantled within a predetermined period, setting a demand value representing a degree of a demand for a predetermined material, determining whether the demand value is greater than or equal to a predetermined value, and whether the predetermined material is included in the component based on the information, if it is determined that the demand value is greater than or equal to the predetermined value, and registering the component as an object of a recycle or a reuse, if it is determined that the predetermined material is included in the component.

Abstract: A vehicle dispatch apparatus configured to execute vehicle dispatch for a user in response to a travel instruction from a first point to a second point instructed by the user, includes: an electronic control unit having a CPU and a memory. The CPU is configured to perform: acquiring a destination information about a destination corresponding to the second point; acquiring a driver information about a driver owning a vehicle associated with an area including the destination based on the destination information acquired; and instructing dispatch of the vehicle associated with the area to the first point based on the driver information acquired.

Abstract: A memory control circuit includes an input circuit that receives data to be written to a storage having multiple nonvolatile memory cells, and a control circuit, when a second number of bits that are included in a first bit string and having a first number of bits and have a second logical value different from a first logical value equal to initial values stored in the multiple nonvolatile memory cells is equal to or smaller than a first threshold, writes the first bit string and the first additional value to the storage, and that associates, when the second number of the bits is larger than a second threshold larger than the first threshold, a second bit string obtained by reversing logical values of all the bits of the first bit string with a second additional value and writes the second bit string and the second additional value to the storage.

Abstract: A memory control circuit includes an input circuit that receives data to be written to a storage having multiple nonvolatile memory cells, and a control circuit, when a second number of bits that are included in a first bit string and having a first number of bits and have a second logical value different from a first logical value equal to initial values stored in the multiple nonvolatile memory cells is equal to or smaller than a first threshold, writes the first bit string and the first additional value to the storage, and that associates, when the second number of the bits is larger than a second threshold larger than the first threshold, a second bit string obtained by reversing logical values of all the bits of the first bit string with a second additional value and writes the second bit string and the second additional value to the storage.

Abstract: A memory includes a memory cell including a memory transistor in which electric charges are stored in an electric charge storage layer when data is written to the memory cell, and a controller configured to control a voltage to be applied to the memory transistor in a predetermined hold time until an amount of electric charges stored in the electric charge storage layer decreases to an amount of electric charges corresponding to a state where the data is erased from the memory cell.

Abstract: A fuel cell stack is comprised of a plurality of power generating units which are stacked along the horizontal direction. An oxidant gas inlet port and a fuel gas inlet port are provided in an upper portion of one of the power generating units, and an oxidant gas outlet port and a fuel gas outlet port are provided in the lower portion of the power generating unit. A refrigerant inlet port and a refrigerant outlet port are formed in each of the left and right portions of the power generating unit.

Abstract: A memory includes a memory cell including a memory transistor in which electric charges are stored in an electric charge storage layer when data is written to the memory cell, and a controller configured to control a voltage to be applied to the memory transistor in a predetermined hold time until an amount of electric charges stored in the electric charge storage layer decreases to an amount of electric charges corresponding to a state where the data is erased from the memory cell.

Abstract: A fuel cell stack is comprised of a plurality of power generating units which are stacked along the horizontal direction. An oxidant gas inlet port and a fuel gas inlet port are provided in an upper portion of one of the power generating units, and an oxidant gas outlet port and a fuel gas outlet port are provided in the lower portion of the power generating unit. A refrigerant inlet port and a refrigerant outlet port are formed in each of the left and right portions of the power generating unit.

Abstract: A memory device comprises a memory block including a plurality of cells each including an erase state and a program state, respectively; and a control circuit configured to execute, in response to a program command, program operation of applying a pulse to each cell to charge an electric charge and transferring the cell from the erase state to the program state. The control circuit executes, in response to a diagnostic command, diagnostic operation of applying to a diagnostic target cell the pulse within a range that the diagnostic target cell in the erase state in a memory block including stored data is not shifted to the program state, and checking whether or not a charge speed of the diagnostic target cell is faster than or equal to a charge speed of a slowest-speed cell whose charge speed is the slowest among normal cells.

Abstract: A memory device comprises a memory block including a plurality of cells each including an erase state and a program state, respectively; and a control circuit configured to execute, in response to a program command, program operation of applying a pulse to each cell to charge an electric charge and transferring the cell from the erase state to the program state. The control circuit executes, in response to a diagnostic command, diagnostic operation of applying to a diagnostic target cell the pulse within a range that the diagnostic target cell in the erase state in a memory block including stored data is not shifted to the program state, and checking whether or not a charge speed of the diagnostic target cell is faster than or equal to a charge speed of a slowest-speed cell whose charge speed is the slowest among normal cells.

Abstract: When an address indicating an access destination of a data storing unit, and a command indicating a content of a process for the address are input, block information corresponding to the input address is output from an information holding unit. Whether or not to execute the command for the address is decided on the basis of the output block information and the input command.

Abstract: An apparatus includes a nonvolatile memory, an interface that at least receives an erase command of the nonvolatile memory, a first controller that controls the nonvolatile memory to execute data erasing on the basis of the erase command output from the interface, an external input unit which is installed independently of the interface, a second controller that controls the nonvolatile memory to execute data erasing on the basis of an erase instruction signal output from the external input unit, and a change-over circuit that switches between connection of the first controller with the nonvolatile memory and connection of the second controller with the nonvolatile memory, wherein the second controller controls the nonvolatile memory to execute data erasing on the basis of the erase instruction when the connection of the second controller with the nonvolatile memory is established by the change-over circuit.

Abstract: In a semiconductor storage apparatus, an internal address generation unit generates, when receiving successive first and second external addresses, from the second external address an internal address for selecting any of the memory cells connected to bit lines and word lines except the bit line and word line connected to a memory cell to be selected according to the first external address. When receiving the successive external addresses, a memory cell connected to the same bit line and word line is not continuously selected, and erroneous readout due to rewriting of a value of the memory cell in a non-selected state is suppressed.

Abstract: In a semiconductor storage apparatus, an internal address generation unit generates, when receiving successive first and second external addresses, from the second external address an internal address for selecting any of the memory cells connected to bit lines and word lines except the bit line and word line connected to a memory cell to be selected according to the first external address. When receiving the successive external addresses, a memory cell connected to the same bit line and word line is not continuously selected, and erroneous readout due to rewriting of a value of the memory cell in a non-selected state is suppressed.

Abstract: An apparatus includes a nonvolatile memory, an interface that at least receives an erase command of the nonvolatile memory, a first controller that controls the nonvolatile memory to execute data erasing on the basis of the erase command output from the interface, an external input unit which is installed independently of the interface, a second controller that controls the nonvolatile memory to execute data erasing on the basis of an erase instruction signal output from the external input unit, and a change-over circuit that switches between connection of the first controller with the nonvolatile memory and connection of the second controller with the nonvolatile memory, wherein the second controller controls the nonvolatile memory to execute data erasing on the basis of the erase instruction when the connection of the second controller with the nonvolatile memory is established by the change-over circuit.

Abstract: A fuel cell stack is comprised of a plurality of power generating units which are stacked along the horizontal direction. A corrugated passage groove having a shape corresponding to the shape of the underside surface of a corrugated passage groove of a first fuel gas passage is formed in a surface of a first metal separator. A corrugated passage groove having a shape corresponding to the shape of the underside surface of a corrugated passage groove of a second oxidant gas passage is formed in a surface of a third metal separator. The corrugated passage grooves overlap one another to define a refrigerant passage. An oxidant gas inlet port and a fuel gas inlet port are provided in the upper portion of the power generating unit, and an oxidant gas outlet port and a fuel gas outlet port are provided in the lower portion of the power generating unit. A refrigerant inlet port and a refrigerant outlet port are formed in each of the left and right portions of the power generating unit.

Abstract: A nonvolatile memory wherein remaining lifetimes of memory cells can be accurately determined is provided, the nonvolatile memory includes: plural memory cell groups, assigned with respective addresses, arranged for respective words and used for storing one word of data; plural dummy cell groups also assigned the respective addresses and having different ranks of rewriting lifetimes; a writing circuit which, when writing data into a memory cell group having a given address, also writes the data into a dummy cell group having the same address at the same time; a lifetime recognizing circuit which recognizes an estimated number of past writing times by determining whether each dummy cell group can be successfully accessed; and a control section which controls operations of the memory cell groups and the dummy cell groups in response to an externally given command.

Abstract: When an address indicating an access destination of a data storing unit, and a command indicating a content of a process for the address are input, block information corresponding to the input address is output from an information holding unit. Whether or not to execute the command for the address is decided on the basis of the output block information and the input command.