Patents by Inventor Masanobu Hirose
Masanobu Hirose has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240081035Abstract: A memory cell includes a power supply line extending in a Y-direction and configured to supply a power supply voltage. A well tap cell includes: a power supply line extending in the Y-direction, electrically connected to the power supply line, and configured to supply the power supply voltage; and a line formed in an M1 line layer, extending in an X-direction, electrically connected to the power supply line, and configured to supply the power supply voltage. The well tap cell supplies the power supply voltage to an N-well or a P-type substrate of the memory cell.Type: ApplicationFiled: November 10, 2023Publication date: March 7, 2024Inventor: Masanobu HIROSE
-
Patent number: 11915744Abstract: Transistors (N1 to N12) corresponding to drive transistors (PD1, PD2), access transistors (PG1, PG2), read drive transistor (RPD1), and read access transistor (RPG1) are formed in a lower portion of a cell. Transistors (P1, P2) corresponding to load transistors (PU1, PU2), respectively, are formed in an upper portion of the cell. The transistors (P1, P2) overlap the transistors (N3, N8), respectively, in plan view.Type: GrantFiled: December 20, 2021Date of Patent: February 27, 2024Assignee: SOCIONEXT INC.Inventor: Masanobu Hirose
-
Publication number: 20220375945Abstract: Nanosheets 21 to 23 are formed in line in this order in the X direction, and nanosheets 24 to 26 are formed in line in this order in the X direction. In a buried interconnect layer, a power line 11 is formed between the nanosheets 22 and 25 as viewed in plan. A face of the nanosheet 22 on a first side as one of the sides in the X direction is exposed from a gate interconnect 32. A face of the nanosheet 25 on a second side as the other side in the X direction is exposed from a gate interconnect 35.Type: ApplicationFiled: August 2, 2022Publication date: November 24, 2022Inventors: Masanobu HIROSE, Yasunori MURASE
-
Publication number: 20220310631Abstract: Nanosheets 21a to 21d are formed in line in this order in the X direction, and nanosheets 21e to 21h are formed in line in this order in the X direction. Faces of the nanosheets 21c, 21f, and 21g on the first side as one of the opposite sides in the X direction are exposed from gate interconnects 31c, 31e, and 31f, respectively. Faces of the nanosheets 21a, 21b, 21d, 21e, and 21h on the second side as the other side in the X direction are exposed from gate interconnects 31a to 31d and 31g, respectively.Type: ApplicationFiled: June 14, 2022Publication date: September 29, 2022Inventor: Masanobu HIROSE
-
Publication number: 20220115389Abstract: Transistors (N3, N4) corresponding to a drive transistor (PD1), transistors (N5, N6) corresponding to a drive transistor (PD2), transistors (N7, N8) corresponding to an access transistor (PG1), and transistors (N1, N2) corresponding to an access transistor (PG2) are formed in a lower portion of a cell. Transistors (P1, P2) corresponding to load transistors (PU1, PU2), respectively, are formed in an upper portion of the cell. Further, the transistors (P1, P2) overlap the transistors (N3, N6) in plan view.Type: ApplicationFiled: December 20, 2021Publication date: April 14, 2022Inventor: Masanobu Hirose
-
Publication number: 20220115388Abstract: Transistors (N1 to N12) corresponding to drive transistors (PD1, PD2), access transistors (PG1, PG2), read drive transistor (RPD1), and read access transistor (RPG1) are formed in a lower portion of a cell. Transistors (P1, P2) corresponding to load transistors (PU1, PU2), respectively, are formed in an upper portion of the cell. The transistors (P1, P2) overlap the transistors (N3, N8), respectively, in plan view.Type: ApplicationFiled: December 20, 2021Publication date: April 14, 2022Inventor: Masanobu HIROSE
-
Patent number: 11251125Abstract: Disclosed herein is a semiconductor integrated circuit device which can ensure sufficient power supply ability and ESD protection capability for an I/O cell without increasing the area of the semiconductor integrated circuit. In-row power supply interconnects provided in I/O cell rows are connected to a power supply interconnect provided between the I/O cell rows via power supply interconnects. The power supply interconnect is thicker than the in-row power supply interconnects.Type: GrantFiled: October 15, 2020Date of Patent: February 15, 2022Assignee: SOCIONEXT INC.Inventors: Masanobu Hirose, Toshihiro Nakamura
-
Patent number: 10943643Abstract: First and second memory cell arrays each having memory cells arranged in the X and Y directions lie side by side in the Y direction with space between them. A relay buffer is provided between first and second row decoders for buffering a control signal to be supplied to the second row decoder. An inter-array block between the first and second memory cell arrays is constituted by at least either a tap cell or a dummy memory cell. The relay buffer and the inter-array block are the same in position and size in the Y direction.Type: GrantFiled: April 13, 2020Date of Patent: March 9, 2021Assignee: SOCIONEXT INC.Inventors: Masataka Sato, Hideo Akiyoshi, Masanobu Hirose, Yoshinobu Yamagami
-
Publication number: 20210028110Abstract: Disclosed herein is a semiconductor integrated circuit device which can ensure sufficient power supply ability and ESD protection capability for an I/O cell without increasing the area of the semiconductor integrated circuit. In-row power supply interconnects provided in I/O cell rows are connected to a power supply interconnect provided between the I/O cell rows via power supply interconnects. The power supply interconnect is thicker than the in-row power supply interconnects.Type: ApplicationFiled: October 15, 2020Publication date: January 28, 2021Inventors: Masanobu HIROSE, Toshihiro NAKAMURA
-
Patent number: 10847462Abstract: Disclosed herein is a semiconductor integrated circuit device which can ensure sufficient power supply ability and ESD protection capability for an I/O cell without increasing the area of the semiconductor integrated circuit. In-row power supply interconnects (21a to 21d) provided in I/O cell rows (10A, 10B) are connected to a power supply interconnect (23) provided between the I/O cell rows (10A, 10B) via power supply interconnects (25a to 25d). The power supply interconnect (23) is thicker than the in-row power supply interconnects (21a to 21d).Type: GrantFiled: September 21, 2018Date of Patent: November 24, 2020Assignee: SOCIONEXT INC.Inventors: Masanobu Hirose, Toshihiro Nakamura
-
Patent number: 10825760Abstract: A semiconductor chip having a core region and an I/O region which surrounds the core region is provided with a plurality of external connection pads connected to I/O cells. The plurality of external connection pads include a first pad group comprised of the external connection pads connected to the same node, and a second pad group comprised of the external connection pads connected to respective different nodes. In first and second pad groups, the external connection pads are arranged in an X direction along an external side of the semiconductor chip, and a pad arrangement pitch in the first pad group is smaller than that in the second pad group.Type: GrantFiled: October 19, 2018Date of Patent: November 3, 2020Assignee: SOCIONEXT INC.Inventors: Toshihiro Nakamura, Isao Motegi, Noriyuki Shimazu, Masanobu Hirose, Taro Fukunaga
-
Publication number: 20200243128Abstract: First and second memory cell arrays each having memory cells arranged in the X and Y directions lie side by side in the Y direction with space between them. A relay buffer is provided between first and second row decoders for buffering a control signal to be supplied to the second row decoder. An inter-array block between the first and second memory cell arrays is constituted by at least either a tap cell or a dummy memory cell. The relay buffer and the inter-array block are the same in position and size in the Y direction.Type: ApplicationFiled: April 13, 2020Publication date: July 30, 2020Inventors: Masataka Sato, Hideo Akiyoshi, Masanobu Hirose, Yoshinobu Yamagami
-
Patent number: 10685685Abstract: In a semiconductor integrated circuit employing power gating, a control input signal is propagated to one or more first power switches through a first propagation path and to one or more second power switches through a second propagation path. A restoration determination circuit receives a first signal of the first propagation path and a second signal of the second propagation path and generates a control output signal. When the control signal performs restoration transition, the restoration determination circuit causes the control output signal to perform the restoration transition in accordance with a later timing of timings of restoration transitions of the first and second signals.Type: GrantFiled: September 18, 2019Date of Patent: June 16, 2020Assignee: SOCIONEXT INC.Inventor: Masanobu Hirose
-
Publication number: 20200013436Abstract: In a semiconductor integrated circuit employing power gating, a control input signal is propagated to one or more first power switches through a first propagation path and to one or more second power switches through a second propagation path. A restoration determination circuit receives a first signal of the first propagation path and a second signal of the second propagation path and generates a control output signal. When the control signal performs restoration transition, the restoration determination circuit causes the control output signal to perform the restoration transition in accordance with a later timing of timings of restoration transitions of the first and second signals.Type: ApplicationFiled: September 18, 2019Publication date: January 9, 2020Inventor: Masanobu HIROSE
-
Publication number: 20190051588Abstract: A semiconductor chip having a core region and an I/O region which surrounds the core region is provided with a plurality of external connection pads connected to I/O cells. The plurality of external connection pads include a first pad group comprised of the external connection pads connected to the same node, and a second pad group comprised of the external connection pads connected to respective different nodes. In first and second pad groups, the external connection pads are arranged in an X direction along an external side of the semiconductor chip, and a pad arrangement pitch in the first pad group is smaller than that in the second pad group.Type: ApplicationFiled: October 19, 2018Publication date: February 14, 2019Inventors: Toshihiro NAKAMURA, Isao MOTEGI, Noriyuki SHIMAZU, Masanobu HIROSE, Taro FUKUNAGA
-
Publication number: 20190051601Abstract: Disclosed herein is a semiconductor integrated circuit device which can ensure sufficient power supply ability and ESD protection capability for an I/O cell without increasing the area of the semiconductor integrated circuit. In-row power supply interconnects (21a to 21d) provided in I/O cell rows (10A, 10B) are connected to a power supply interconnect (23) provided between the I/O cell rows (10A, 10B) via power supply interconnects (25a to 25d). The power supply interconnect (23) is thicker than the in-row power supply interconnects (21a to 21d).Type: ApplicationFiled: September 21, 2018Publication date: February 14, 2019Inventors: Masanobu HIROSE, Toshihiro NAKAMURA
-
Patent number: 10153264Abstract: The present disclosure allows for reducing parasitic capacitance of a bit line, and a drop in access performance in an SRAM cell including fin-type transistors. The SRAM cell is defined by transistors each of which has a fin structure and by a local metal interconnection layer. Bit lines are formed on the local metal interconnection layer, and diffusion layer contacts corresponding to bit line nodes are connected through vias to the bit lines.Type: GrantFiled: July 18, 2017Date of Patent: December 11, 2018Assignee: SOCIONEXT INC.Inventor: Masanobu Hirose
-
Publication number: 20170317065Abstract: The present disclosure allows for reducing parasitic capacitance of a bit line, and a drop in access performance in an SRAM cell including fin-type transistors. The SRAM cell is defined by transistors each of which has a fin structure and by a local metal interconnection layer. Bit lines are formed on the local metal interconnection layer, and diffusion layer contacts corresponding to bit line nodes are connected through vias to the bit lines.Type: ApplicationFiled: July 18, 2017Publication date: November 2, 2017Inventor: Masanobu HIROSE
-
Patent number: 8791749Abstract: A power generation block configured to generate internal power by a charge pump circuit and a power supply control block configured to control the power generation block are provided. First and second power supply interconnects individually separated from an external power supply interconnect are connected to the power generation block and the power supply control block, respectively. At least any one of the power supply interconnects is provided with a filter section configured to remove noise propagating through the power supply interconnect.Type: GrantFiled: March 4, 2013Date of Patent: July 29, 2014Assignee: Panasonic CorporationInventors: Toshihiro Nakamura, Yuji Yamasaki, Masanobu Hirose, Masahisa Iida
-
Patent number: 8488358Abstract: In a semiconductor storage device, either two memory cell gates TG or a memory cell gate TG and a bit-line connecting gate SW are formed in every set of n-type doped regions OD at the intersections with word lines WL or bit-line selecting lines KS. A portion near the center of the set of n-type doped regions OD serves as a source/drain region shared by two gates, whereas portions near both ends thereof serve as source/drain regions for respective gates. Each of the source/drain regions is connected to a storage electrode SN of a memory cell capacitor via a storage contact CA or is connected to a sub bit line or a main bit line via a sub-bit-line contact CH and/or a via of a metal interconnection. A pattern formed of four memory cell gates TG and four bit-line connecting gates SW is repeated.Type: GrantFiled: March 30, 2007Date of Patent: July 16, 2013Assignee: Panasonic CorporationInventor: Masanobu Hirose