Patents by Inventor Masao Morimoto
Masao Morimoto has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240091195Abstract: A medicine includes glycopyrronium salicylate or a solvate thereof, wherein the medicine is used for treating or preventing sialorrhea and the like. A therapeutic drug enables the treatment of sialorrhea by affixing and a novel salt of glycopyrronium is suitable for a transdermal absorptive preparation.Type: ApplicationFiled: February 4, 2022Publication date: March 21, 2024Applicant: SANWA KAGAKU KENKYUSHO CO., LTD.Inventors: Kazuhiro UECHI, Masao SAKAIRI, Sou SUGITANI, Nobutaka MORIMOTO, Kazuki TAKADA, Takehiko NAKAMURA
-
Publication number: 20240010871Abstract: A photocatalytic coating agent of the present disclosure includes a liquid medium, photocatalyst particles, and a binder, in which the binder is a hydrolysis condensate of a tetraalkoxysilane and is a long-chain siloxane compound.Type: ApplicationFiled: June 28, 2023Publication date: January 11, 2024Inventors: HIDETSUGU KAWAI, Masafumi IKARI, Masao MORIMOTO, YASUHIRO SHIBAI
-
Patent number: 11810619Abstract: The plurality of CAM cells MC are configured to discriminate a match or mismatch between stored data stored in advance and search data. A match line is coupled to a plurality of CAM cells, and has a voltage level controlled based on discrimination results of the plurality of CAM cells. A first transistor and a second transistor are coupled in series between a common match output line and a predetermined power source. The first transistor is controlled to be turned ON or OFF based on a voltage level of the match line, and the second transistor is controlled to be turned ON or OFF by a search enabling signal asserted at the time of a search operation.Type: GrantFiled: July 21, 2021Date of Patent: November 7, 2023Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Yohei Sawada, Masao Morimoto, Makoto Yabuuchi
-
Publication number: 20230253042Abstract: A semiconductor device includes a memory array having a plurality of associative memory cells arranged in a matrix form for storing entries. The memory array is divided into a plurality of memory blocks for sequentially performing a retrieval operation along a column direction, and further includes a plurality of match lines corresponding to the respective memory blocks and provided correspondingly to each memory cell row, a plurality of search lines corresponding to the respective memory blocks and provided correspondingly to each memory cell column, and a plurality of match amplifiers corresponding to the respective memory blocks and provided to the plurality of match lines. The match line provided correspondingly to the preceding memory block is set to become shorter than the match line provided correspondingly to the subsequent memory block.Type: ApplicationFiled: February 2, 2023Publication date: August 10, 2023Inventors: Shinji TANAKA, Yohei SAWADA, Masao MORIMOTO
-
Publication number: 20220028455Abstract: The plurality of CAM cells MC are configured to discriminate a match or mismatch between stored data stored in advance and search data. A match line is coupled to a plurality of CAM cells, and has a voltage level controlled based on discrimination results of the plurality of CAM cells. A first transistor and a second transistor are coupled in series between a common match output line and a predetermined power source. The first transistor is controlled to be turned ON or OFF based on a voltage level of the match line, and the second transistor is controlled to be turned ON or OFF by a search enabling signal asserted at the time of a search operation.Type: ApplicationFiled: July 21, 2021Publication date: January 27, 2022Inventors: Yohei SAWADA, Masao MORIMOTO, Makoto YABUUCHI
-
Patent number: 10683456Abstract: Provided is a composition which can be used for formation of an optical film having high quality and a high dichroic ratio even after the composition is stored for a predetermined period of time. The composition includes a compound represented by the general formula (A) and a compound represented by the general formula (B), wherein R1a in the general formula (A) and R1b in the general formula (B) are mutually different groups.Type: GrantFiled: April 24, 2017Date of Patent: June 16, 2020Assignee: Sumitomo Chemical Company, LimitedInventors: Masao Morimoto, Noriyuki Hida
-
Patent number: 10629264Abstract: A content addressable memory includes a plurality of TCAM cells which configure one entry, a first word line coupled to the TCAM cells, a second word line coupled to the TCAM cells and a match line coupled to the TCAM cells and further includes a valid cell which stores a valid bit which indicates validity or invalidity of the entry, a bit line coupled to the valid line and a selection circuit which is coupled to the first word line and the second word line and sets the valid cell to a selected state in accordance with a situation where the first word line or the second word line is set to the selected state.Type: GrantFiled: March 20, 2018Date of Patent: April 21, 2020Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Yohei Sawada, Makoto Yabuuchi, Masao Morimoto
-
Patent number: 10501480Abstract: Provided is an optical film which has a maximum absorption at a wavelength in the range of 600 to 680 nm, has a high dichroic ratio, and is excellent in light resistance. The optical film includes: a polymer of a polymerizable liquid crystal compound; and a compound represented by the following general formula (1).Type: GrantFiled: April 24, 2017Date of Patent: December 10, 2019Assignee: Sumitomo Chemical Company, LimitedInventors: Masao Morimoto, Noriyuki Hida
-
Patent number: 10483268Abstract: A semiconductor device having an SRAM which includes: a monolithic first active region in which a first transistor and a fifth transistor are disposed; a second active region separated from the first active region, in which a second transistor is disposed; a monolithic third active region in which a third transistor and a sixth transistor are disposed; and a fourth active region separated from the third active region, in which a fourth transistor is disposed. Each driver transistor is divided into a first transistor and a second transistor (or a third transistor and a fourth transistor) and these driver transistors are disposed over different active regions.Type: GrantFiled: September 6, 2018Date of Patent: November 19, 2019Assignee: Renesas Electronics CorporationInventors: Masao Morimoto, Noriaki Maeda, Yasuhisa Shimazaki
-
Patent number: 10460795Abstract: A semiconductor device includes a latch circuit receiving a first signal, generated in synchronization with a clock signal, from a pulse generation circuit, and generating a second signal; a first delay circuit receiving the second signal from the latch circuit, and generating a third signal by delaying the second signal; a second delay circuit receiving the third signal from the first delay circuit, and generating a fourth signal by delaying the third signal; and a logic circuit receiving the second and fourth signals from the latch and second delay circuits, respectively, and generating a word line control signal based on one of the second signal and the fourth signal. The latch circuit generates the second signal of a first level based on the first signal, and generates the second signal of a second level, which is different from the first level, based on the third signal.Type: GrantFiled: December 10, 2018Date of Patent: October 29, 2019Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Yuichiro Ishii, Makoto Yabuuchi, Masao Morimoto
-
Patent number: 10304526Abstract: A semiconductor integrated circuit which can respond to changes of the amount of retained data at the time of standby is provided. The semiconductor integrated circuit comprises a logic circuit (logic) and plural SRAM modules. The plural SRAM modules perform power control independently of the logic circuit, and an independent power control is performed among the plural SRAM modules. Specifically, one terminal and the other terminal of a potential control circuit of each SRAM module are coupled to a cell array and a local power line, respectively. The local power line of one SRAM module and the local power line of the other SRAM module share a shared local power line. A power switch of one SRAM module and a power switch of the other SRAM module are coupled in common to the shared local power line.Type: GrantFiled: August 9, 2018Date of Patent: May 28, 2019Assignee: Renesas Electronics CorporationInventors: Shigenobu Komatsu, Masanao Yamaoka, Noriaki Maeda, Masao Morimoto, Yasuhisa Shimazaki, Yasuyuki Okuma, Toshiaki Sano
-
Publication number: 20190108876Abstract: A semiconductor device includes a latch circuit receiving a first signal, generated in synchronization with a clock signal, from a pulse generation circuit, and generating a second signal; a first delay circuit receiving the second signal from the latch circuit, and generating a third signal by delaying the second signal; a second delay circuit receiving the third signal from the first delay circuit, and generating a fourth signal by delaying the third signal; and a logic circuit receiving the second and fourth signals from the latch and second delay circuits, respectively, and generating a word line control signal based on one of the second signal and the fourth signal. The latch circuit generates the second signal of a first level based on the first signal, and generates the second signal of a second level, which is different from the first level, based on the third signal.Type: ApplicationFiled: December 10, 2018Publication date: April 11, 2019Inventors: Yuichiro ISHII, Markoto Yabuuchi, Masao Morimoto
-
Publication number: 20190006375Abstract: A semiconductor device having an SRAM which includes: a monolithic first active region in which a first transistor and a fifth transistor are disposed; a second active region separated from the first active region, in which a second transistor is disposed; a monolithic third active region in which a third transistor and a sixth transistor are disposed; and a fourth active region separated from the third active region, in which a fourth transistor is disposed. Each driver transistor is divided into a first transistor and a second transistor (or a third transistor and a fourth transistor) and these driver transistors are disposed over different active regions.Type: ApplicationFiled: September 6, 2018Publication date: January 3, 2019Inventors: Masao MORIMOTO, Noriaki MAEDA, Yasuhisa SHIMAZAKI
-
Patent number: 10153037Abstract: A circuit includes a memory cell array which includes: a plurality of memory cells; a plurality of word lines coupled to the memory cells, respectively, and a plurality of bit lines coupled to the memory cells, an address control circuit which includes: a first latch circuit into which a first address signal is input and from which a first output signal is output; a selection circuit into which a second address signal and the first output signal are input and which selects the first output signal or the second address signal for outputting the first output signal or the second address signal as a second output signal; a second latch circuit into which the second output signal is input and from which a third output signal is output; a decode circuit which decodes the third output signal and outputs a fourth output signal; and a word line drive circuit.Type: GrantFiled: January 31, 2018Date of Patent: December 11, 2018Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Yuichiro Ishii, Makoto Yabuuchi, Masao Morimoto
-
Publication number: 20180350437Abstract: A content addressable memory includes a plurality of TCAM cells which configure one entry, a first word line coupled to the TCAM cells, a second word line coupled to the TCAM cells and a match line coupled to the TCAM cells and further includes a valid cell which stores a valid bit which indicates validity or invalidity of the entry, a bit line coupled to the valid line and a selection circuit which is coupled to the first word line and the second word line and sets the valid cell to a selected state in accordance with a situation where the first word line or the second word line is set to the selected state.Type: ApplicationFiled: March 20, 2018Publication date: December 6, 2018Inventors: Yohei Sawada, Makoto Yabuuchi, Masao Morimoto
-
Publication number: 20180350430Abstract: A semiconductor integrated circuit which can respond to changes of the amount of retained data at the time of standby is provided. The semiconductor integrated circuit comprises a logic circuit (logic) and plural SRAM modules. The plural SRAM modules perform power control independently of the logic circuit, and an independent power control is performed among the plural SRAM modules. Specifically, one terminal and the other terminal of a potential control circuit of each SRAM module are coupled to a cell array and a local power line, respectively. The local power line of one SRAM module and the local power line of the other SRAM module share a shared local power line. A power switch of one SRAM module and a power switch of the other SRAM module are coupled in common to the shared local power line.Type: ApplicationFiled: August 9, 2018Publication date: December 6, 2018Inventors: Shigenobu KOMATSU, Masanao YAMAOKA, Noriaki MAEDA, Masao MORIMOTO, Yasuhisa SHIMAZAKI, Yasuyuki OKUMA, Toshiaki SANO
-
Patent number: 10096608Abstract: A semiconductor device having an SRAM which includes: a monolithic first active region in which a first transistor and a fifth transistor are disposed; a second active region separated from the first active region, in which a second transistor is disposed; a monolithic third active region in which a third transistor and a sixth transistor are disposed; and a fourth active region separated from the third active region, in which a fourth transistor is disposed. Each driver transistor is divided into a first transistor and a second transistor (or a third transistor and a fourth transistor) and these driver transistors are disposed over different active regions.Type: GrantFiled: June 7, 2017Date of Patent: October 9, 2018Assignee: Renesas Electronics CorporationInventors: Masao Morimoto, Noriaki Maeda, Yasuhisa Shimazaki
-
Patent number: 10079055Abstract: A semiconductor integrated circuit which can respond to changes of the amount of retained data at the time of standby is provided. The semiconductor integrated circuit comprises a logic circuit (logic) and plural SRAM modules. The plural SRAM modules perform power control independently of the logic circuit, and an independent power control is performed among the plural SRAM modules. Specifically, one terminal and the other terminal of a potential control circuit of each SRAM module are coupled to a cell array and a local power line, respectively. The local power line of one SRAM module and the local power line of the other SRAM module share a shared local power line. A power switch of one SRAM module and a power switch of the other SRAM module are coupled in common to the shared local power line.Type: GrantFiled: July 13, 2017Date of Patent: September 18, 2018Assignee: Renesas Electronics CorporationInventors: Shigenobu Komatsu, Masanao Yamaoka, Noriaki Maeda, Masao Morimoto, Yasuhisa Shimazaki, Yasuyuki Okuma, Toshiaki Sano
-
Publication number: 20180158522Abstract: A circuit includes a memory cell array which includes: a plurality of memory cells; a plurality of word lines coupled to the memory cells, respectively, and a plurality of bit lines coupled to the memory cells, an address control circuit which includes: a first latch circuit into which a first address signal is input and from which a first output signal is output; a selection circuit into which a second address signal and the first output signal are input and which selects the first output signal or the second address signal for outputting the first output signal or the second address signal as a second output signal; a second latch circuit into which the second output signal is input and from which a third output signal is output; a decode circuit which decodes the third output signal and outputs a fourth output signal; and a word line drive circuit.Type: ApplicationFiled: January 31, 2018Publication date: June 7, 2018Inventors: Yuichiro ISHII, Makoto YABUUCHI, Masao MORIMOTO
-
Patent number: 9922703Abstract: A multiport memory includes an address control circuit, a memory array, a data input-output circuit and a control circuit and first and second address signals and a clock signal are input through two ports. The address control circuit includes first and second latch circuits, a selection circuit, a decode circuit and a word line drive circuit. The first address signal input through one port is input into the first latch circuit and the second address signal input through the other port is input into the selection circuit. The selection circuit selects one of the first and second address signals, the second latch circuit latches and outputs the selected address signal to the decode circuit. The word line drive circuit drives a word line on the basis of an output signal from the decode circuit.Type: GrantFiled: April 6, 2017Date of Patent: March 20, 2018Assignee: Renesas Electronics CorporationInventors: Yuichiro Ishii, Makoto Yabuuchi, Masao Morimoto