Patents by Inventor Masashi Naito

Masashi Naito has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11938921
    Abstract: A vehicle control device that controls a vehicle is configured to execute rotation speed control when the vehicle is in series traveling, in which a rotation speed of the internal combustion engine is increased to a first rotation speed in accordance with an increase in a speed of the vehicle, and when the rotation speed of the internal combustion engine reaches the first rotation speed, the rotation speed of the internal combustion engine is decreased to a second rotation speed lower than the first rotation speed; and restrict execution of the rotation speed control when receiving a predetermined operation.
    Type: Grant
    Filed: January 26, 2022
    Date of Patent: March 26, 2024
    Assignee: HONDA MOTOR CO., LTD.
    Inventors: Yosuke Naito, Masatoshi Saito, Masashi Eto
  • Publication number: 20240016364
    Abstract: The present technique relates to a surgery system, a surgery control device, a control method, and a program that allow a practitioner to easily operate a device during surgery. A surgery region is captured to acquire a surgery image that is an image of the surgery region, and a display image is output on the basis of the surgery image. With at least one of a surgical instrument and a hand reflected on the surgery image as an operation body, a predetermined instruction operation by the operation body is accepted on the basis of an image of the operation body in the surgery image. The present technique is applied to an endoscope system and a microscope surgery system.
    Type: Application
    Filed: November 16, 2021
    Publication date: January 18, 2024
    Inventors: AKIHIKO NAKATANI, SHUNSUKE HAYASHI, MASASHI NAITO, YUKI OGAWA, KAZUTERU GENBA
  • Publication number: 20220008161
    Abstract: The present disclosure relates to an information processing device, a presentation method, and a surgical system that make it possible to suppress the occurrence of medical accidents. A voice recognition unit counts, through voice recognition, the remaining number of surgical tools existing in the body of the patient and used for a surgical operation, an image recognition unit counts, through image recognition, the remaining number of the surgical tools existing in the body of the patient, and a presentation control unit presents a predetermined warning when a difference arises between a first remaining number counted through the voice recognition and a second remaining number counted through the image recognition. The present disclosure can be applied to surgical systems.
    Type: Application
    Filed: November 25, 2019
    Publication date: January 13, 2022
    Inventors: KUNIHIKO AKIYOSHI, JUN OKAMURA, MASASHI NAITO, HIROSHIGE HAYAKAWA, AKIHIKO NAKATANI
  • Patent number: 9007830
    Abstract: A nonvolatile memory apparatus includes a control unit, a main storage medium with an electrically reloadable nonvolatile memory adapted to be operable even when faulty memory cells exist therein, and a storage region storing registered address values of faulty regions of the main storage medium containing the faulty memory cells. Data which is stored in the electrically reloadable nonvolatile memory is divided into blocks, each block having a plurality of data to be administrated and which is assigned an access address by the control unit. An administrative information region is provided in each block. The control unit carries out access requests of the main storage medium and the administration of faulty regions and the number of occurrences of reloading of respective memory cells of the main storage medium.
    Type: Grant
    Filed: August 6, 2013
    Date of Patent: April 14, 2015
    Assignee: Solid State Storage Solutions, Inc.
    Inventors: Kunihiro Katayama, Takayuki Tamura, Satoshi Watatani, Kiyoshi Inoue, Shigemasa Shiota, Masashi Naito
  • Publication number: 20140185380
    Abstract: In response to a read command received by a system interface unit for accessing a plurality of blocks of data stored in said non-volatile semiconductor memory, a controller carries out selective read operations of blocks of data to two memories from the non-volatile semiconductor memory. The controller also carries out parallel operations of data transferring a first block of data, which has already been subjected to error detection and error correction operations by an error correction unit, from one of the two memories to a host system via said system interface unit and of data transferring of a second block of data to be subjected to the error detection and error correction operation, from said non-volatile semiconductor memory to the other of the two memories.
    Type: Application
    Filed: August 6, 2013
    Publication date: July 3, 2014
    Applicant: Solid State Storage Solutions, Inc.
    Inventors: Kunihiro Katayama, Takayuki Tamura, Satoshi Watatani, Kiyoshi INOUE, Shigemasa SHIOTA, Masashi NAITO
  • Patent number: 8503235
    Abstract: In response to a read command received by a system interface unit for accessing a plurality of blocks of data stored in said non-volatile semiconductor memory, a controller carries out selective read operations of blocks of data to two memories from the non-volatile semiconductor memory. The controller also carries out parallel operations of data transferring a first block of data, which has already been subjected to error detection and error correction operations by an error correction unit, from one of the two memories to a host system via said system interface unit and of data transferring of a second block of data to be subjected to the error detection and error correction operation, from said non-volatile semiconductor memory to the other of the two memories.
    Type: Grant
    Filed: November 17, 2011
    Date of Patent: August 6, 2013
    Assignee: Solid State Storage Solutions, Inc.
    Inventors: Kunihiro Katayama, Takayuki Tamura, Satoshi Watatani, Kiyoshi Inoue, Shigemasa Shiota, Masashi Naito
  • Patent number: 8467471
    Abstract: Disclosed herewith is a radio communication apparatus capable of selecting proper one of plural communication modes such as a MIMO communication system so as to obtain a higher communication rate within a range in which chain retransmission occurrence is prevented. The MIMO system deciding section of the transmitter unit decides a proper MIMO system with reference to the CQI value demultiplexed by a demultiplexer and the AMC table controlling section changes the MCS value step by step according to the transmission count and the result (success/failure) of the communication. Furthermore, the AMC table controlling section updates the mean rate in the measured rate table when the subject data is received successfully or when the transmission count reaches the maximum value.
    Type: Grant
    Filed: September 4, 2009
    Date of Patent: June 18, 2013
    Assignee: Hitachi Kokusai Electric, Inc.
    Inventors: Takashi Yano, Masashi Naito, Takehiko Kobayashi
  • Patent number: 8451923
    Abstract: In a radio communication apparatus, a MIMO system deciding section of a transmitter unit decides an object MIMO communication system with reference to a CQI value and a measured rate table while an AMC table controlling section selects an object MCS value according to the decided MIMO communication system and CQI value. The AMC table controlling section changes the MCS value step by step according to a transmission count and a result (success/failure) of the communication. If the communication (receiving) is successful or if the transmission count reaches the maximum value, the controlling section updates the mean value of the measured rate table. At this time, based on a value estimated from the combination of the MIMO communication system, the encoding system, and the modulating system that are used currently, the controlling section changes the reference for selecting another combination that are not used currently.
    Type: Grant
    Filed: September 4, 2009
    Date of Patent: May 28, 2013
    Assignee: Hitachi Kokusai Electric Inc.
    Inventors: Takashi Yano, Masashi Naito, Takehiko Kobayashi
  • Publication number: 20120213002
    Abstract: In response to a read command received by a system interface unit for accessing a plurality of blocks of data stored in said non-volatile semiconductor memory, a controller carries out selective read operations of blocks of data to two memories from the non-volatile semiconductor memory. The controller also carries out parallel operations of data transferring a first block of data, which has already been subjected to error detection and error correction operations by an error correction unit, from one of the two memories to a host system via said system interface unit and of data transferring of a second block of data to be subjected to the error detection and error correction operation, from said non-volatile semiconductor memory to the other of the two memories.
    Type: Application
    Filed: November 17, 2011
    Publication date: August 23, 2012
    Inventors: Kunihiro KATAYAMA, Takayuki TAMURA, Satoshi WATATANI, Kiyoshi INOUE, Shigemasa SHIOTA, Masashi NAITO
  • Patent number: 8111778
    Abstract: To suppress the peak of the orthogonal multiplex transmission signal which is small in deterioration of the quality of the reception signal by generating the cancellation waveform in synchronization with the timing of the symbol of the transmission signal. There is provided a peak suppressing method that suppresses peaks of an orthogonally multiplexed signal whose orthogonality is ensured in given time units, the method comprising: a first step of detecting the peaks of the orthogonally multiplexed signal; a second step of generating a peak cancellation waveform based on the detected peaks of the orthogonally multiplexed signal; and a third step of removing the peak of the orthogonally multiplexed signal from the orthogonally multiplexed signal using the generated peak cancellation waveform. The second step comprises generating the peak cancellation waveform in said time units of the orthogonally multiplexed signal.
    Type: Grant
    Filed: August 27, 2008
    Date of Patent: February 7, 2012
    Assignee: Hitachi Kokusai Electric Inc.
    Inventors: Takashi Yano, Shigenori Hayase, Masashi Naito
  • Patent number: 8064257
    Abstract: In response to a read command received by a system interface unit for accessing a plurality of blocks of data stored in said non-volatile semiconductor memory, a controller carries out selective read operations of blocks of data to two memories from the non-volatile semiconductor memory. The controller also carries out parallel operations of data transferring a first block of data, which has already been subjected to error detection and error correction operations by an error correction unit, from one of the two memories to a host system via said system interface unit and of data transferring of a second block of data to be subjected to the error detection and error correction operation, from said non-volatile semiconductor memory to the other of the two memories.
    Type: Grant
    Filed: November 10, 2009
    Date of Patent: November 22, 2011
    Assignee: Solid State Storage Solutions, Inc.
    Inventors: Kunihiro Katayama, Takayuki Tamura, Satoshi Watatani, Kiyoshi Inoue, Shigemasa Shiota, Masashi Naito
  • Patent number: 7953179
    Abstract: Communication equipment transmits signals of an OFDM system while effectively suppressing peaks in the transmission. OFDM signals are formed and peaks of the OFDM signals are suppressed. The OFDM signals of which the peaks are suppressed are converted into intermediate-frequency signals, and peaks of the intermediate-frequency signals are suppressed. Additionally, the intermediate-frequency signals of which the peaks are suppressed are synthesized and the signals having been synthesized are amplified. The peaks of the OFDM signals are suppressed with the synthesized value of the absolute values of the OFDM signals as an estimated peak value, and the peaks of the intermediate-frequency signals are suppressed with the absolute value of the result of synthesizing the intermediate-frequency signals as an estimated peak value.
    Type: Grant
    Filed: May 1, 2008
    Date of Patent: May 31, 2011
    Assignee: Hitachi Kokusai Electric Inc.
    Inventor: Masashi Naito
  • Publication number: 20100177579
    Abstract: In response to a read command received by a system interface unit for accessing a plurality of blocks of data stored in said non-volatile semiconductor memory, a controller carries out selective read operations of blocks of data to two memories from the non-volatile semiconductor memory. The controller also carries out parallel operations of data transferring a first block of data, which has already been subjected to error detection and error correction operations by an error correction unit, from one of the two memories to a host system via said system interface unit and of data transferring of a second block of data to be subjected to the error detection and error correction operation, from said non-volatile semiconductor memory to the other of the two memories.
    Type: Application
    Filed: November 10, 2009
    Publication date: July 15, 2010
    Inventors: Kunihiro Katayama, Takayuki Tamura, Satoshi Watatani, Kiyoshi Inoue, Shigemasa Shiota, Masashi Naito
  • Patent number: 7721165
    Abstract: A storage device, including: a non-volatile semiconductor memory which is electrically erasable; a system interface coupled with an external host system; and a controller reading data from the non-volatile semiconductor memory and transmitting data to the host system via the system interface in response to a read command received by the system interface from the host system; and wherein the controller starts reading (N+n)th sector data from the non-volatile semiconductor memory, while the controller transmits Nth sector data that has been read from the non-volatile semiconductor memory to the host system via the system interface, in response to the read command for successive sector data.
    Type: Grant
    Filed: November 15, 2006
    Date of Patent: May 18, 2010
    Assignee: Solid State Storage Solutions, Inc.
    Inventors: Takayuki Tamura, Shigemasa Shiota, Kunihiro Katayama, Masashi Naito
  • Patent number: 7696761
    Abstract: The invention provides a spectrum analyzing method, a distortion detector and a distortion compensation amplifying device for performing time/frequency conversion processing at high speed, and reducing a convergent time of a compensation coefficient. The distortion detector for detecting distortion in a frequency area with respect to an input signal includes a time window processing section for multiplying the input signal by a time window; an averaging processing section for averaging an output of the time window processing section; an FFT processing section for converting an output of the averaging processing section from a time area to a frequency area; and a distortion extracting section for extracting a distortion component from an output of the FFT processing section.
    Type: Grant
    Filed: August 10, 2006
    Date of Patent: April 13, 2010
    Assignee: Hitachi Kokusai Electric, Inc.
    Inventors: Tetsuhiko Miyatani, Masashi Naito, Naoki Hongo, Takashi Okazaki
  • Publication number: 20100080320
    Abstract: Disclosed herewith is a radio communication apparatus capable of selecting proper one of plural communication modes such as a MIMO communication system so as to obtain a higher communication rate within a range in which chain retransmission occurrence is prevented. The MIMO system deciding section of the transmitter unit decides a proper MIMO system with reference to the CQI value demultiplexed by a demultiplexer and the AMC table controlling section changes the MCS value step by step according to the transmission count and the result (success/failure) of the communication. Furthermore, the AMC table controlling section updates the mean rate in the measured rate table when the subject data is received successfully or when the transmission count reaches the maximum value.
    Type: Application
    Filed: September 4, 2009
    Publication date: April 1, 2010
    Applicant: HITACHI KOKUSAI ELECTRIC INC.
    Inventors: Takashi YANO, Masashi NAITO, Takehiko KOBAYASHI
  • Publication number: 20100080315
    Abstract: In a radio communication apparatus, a MIMO system deciding section of a transmitter unit decides an object MIMO communication system with reference to a CQI value and a measured rate table while an AMC table controlling section selects an object MCS value according to the decided MIMO communication system and CQI value. The AMC table controlling section changes the MCS value step by step according to a transmission count and a result (success/failure) of the communication. If the communication (receiving) is successful or if the transmission count reaches the maximum value, the controlling section updates the mean value of the measured rate table. At this time, based on a value estimated from the combination of the MIMO communication system, the encoding system, and the modulating system that are used currently, the controlling section changes the reference for selecting another combination that are not used currently.
    Type: Application
    Filed: September 4, 2009
    Publication date: April 1, 2010
    Applicant: HITACHI KOKUSAI ELECTRIC INC.
    Inventors: Takashi YANO, Masashi NAITO, Takehiko KOBAYASHI
  • Patent number: 7616485
    Abstract: In response to a read command received by a system interface unit for accessing a plurality of blocks of data stored in said non-volatile semiconductor memory, a controller carries out selective read operations of blocks of data to two memories from the non-volatile semiconductor memory. The controller also carries out parallel operations of data transferring a first block of data, which has already been subjected to error detection and error correction operations by an error correction unit, from one of the two memories to a host system via said system interface unit and of data transferring of a second block of data to be subjected to the error detection and error correction operation, from said non-volatile semiconductor memory to the other of the two memories.
    Type: Grant
    Filed: October 31, 2007
    Date of Patent: November 10, 2009
    Assignee: Solid State Storage Solutions LLC
    Inventors: Kunihiro Katayama, Takayuki Tamura, Satoshi Watatani, Kiyoshi Inoue, Shigemasa Shiota, Masashi Naito
  • Patent number: 7529313
    Abstract: An apparatus includes: an affine transformer that subjects input complex IF signals I(t) and Q(t) to affine transformation according to affine transformation coefficients, and outputs compensated signals a(t) and b(t); a quadrature modulator that applies quadrature modulation on a local oscillation signal according to the compensated signals, and outputs a modulated signal (RF transmission signal); a quadrature wave detector that removes a carrier component from the modulated signal and outputs complex feedback signals I?(t) and Q?(t); and a control portion that extracts linear distortions remaining in the complex feedback signals I?(t) and Q?(t) as plural distortion coefficients (DC offsets of the I-phase and the Q-phase, an IQ gain ratio, and a deviation in orthogonality), and updates the current affine transformation coefficients in accordance with updating equations including the distortion coefficients to set updated affine transformation coefficients again in the affine transformation portion.
    Type: Grant
    Filed: September 9, 2005
    Date of Patent: May 5, 2009
    Assignee: Hitachi Kokusai Electric Inc.
    Inventors: Masashi Naito, Yasuhiro Takeuchi, Takashi Okada
  • Patent number: RE45857
    Abstract: A storage device, including: a non-volatile semiconductor memory which is electrically erasable; a system interface coupled with an external host system; and a controller reading data from the non-volatile semiconductor memory and transmitting data to the host system via the system interface in response to a read command received by the system interface from the host system; and wherein the controller starts reading (N+n)th sector data from the non-volatile semiconductor memory, while the controller transmits Nth sector data that has been read from the non-volatile semiconductor memory to the host system via the system interface, in response to the read command for successive sector data.
    Type: Grant
    Filed: May 18, 2012
    Date of Patent: January 19, 2016
    Assignee: Solid State Storage Solutions, Inc
    Inventors: Takayuki Tamura, Shigemasa Shiota, Kunihiro Katayama, Masashi Naito