Patents by Inventor Matteo Conta
Matteo Conta has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10250200Abstract: The present disclosure is directed to a dual output path LNA that can be used to break the tradeoff between the output impedance and linearity of an LNA without the problems of a programmable output impedance LNA. In an embodiment, the dual output path architecture includes an LNA driving a low level of impedance in a low voltage gain path, thus achieving high linearity in the presence of large blockers, and driving a high level of impedance in a high voltage gain path to increase the LNA's voltage gain and minimize performance degradation due to a noisier, low power receiver front-end chain following the LNA. The present disclosure is further directed to a local oscillator (LO) offset circuit with low power and reduced spur generation.Type: GrantFiled: September 6, 2017Date of Patent: April 2, 2019Assignee: Avago Technologies International Sales Pte. LimitedInventors: Valentina Della Torre, Seema B. Anand, Howard Chi, Matteo Conta
-
Patent number: 10243518Abstract: The present disclosure is directed to a dual output path LNA that can be used to break the tradeoff between the output impedance and linearity of an LNA without the problems of a programmable output impedance LNA. In an embodiment, the dual output path architecture includes an LNA driving a low level of impedance in a low voltage gain path, thus achieving high linearity in the presence of large blockers, and driving a high level of impedance in a high voltage gain path to increase the LNA's voltage gain and minimize performance degradation due to a noisier, low power receiver front-end chain following the LNA. The present disclosure is further directed to a local oscillator (LO) offset circuit with low power and reduced spur generation.Type: GrantFiled: September 6, 2017Date of Patent: March 26, 2019Assignee: Avago Technologies International Sales Pte. LimitedInventors: Valentina Della Torre, Seema B. Anand, Howard Chi, Matteo Conta
-
Publication number: 20180076837Abstract: The present disclosure is directed to a dual output path LNA that can be used to break the tradeoff between the output impedance and linearity of an LNA without the problems of a programmable output impedance LNA. In an embodiment, the dual output path architecture includes an LNA driving a low level of impedance in a low voltage gain path, thus achieving high linearity in the presence of large blockers, and driving a high level of impedance in a high voltage gain path to increase the LNA's voltage gain and minimize performance degradation due to a noisier, low power receiver front-end chain following the LNA. The present disclosure is further directed to a local oscillator (LO) offset circuit with low power and reduced spur generation.Type: ApplicationFiled: September 6, 2017Publication date: March 15, 2018Applicant: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Valentina Della TORRE, Seema B. ANAND, Howard CHI, Matteo CONTA
-
Publication number: 20180076775Abstract: The present disclosure is directed to a dual output path LNA that can be used to break the tradeoff between the output impedance and linearity of an LNA without the problems of a programmable output impedance LNA. In an embodiment, the dual output path architecture includes an LNA driving a low level of impedance in a low voltage gain path, thus achieving high linearity in the presence of large blockers, and driving a high level of impedance in a high voltage gain path to increase the LNA's voltage gain and minimize performance degradation due to a noisier, low power receiver front-end chain following the LNA. The present disclosure is further directed to a local oscillator (LO) offset circuit with low power and reduced spur generation.Type: ApplicationFiled: September 6, 2017Publication date: March 15, 2018Applicant: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Valentina Della TORRE, Seema B. ANAND, Howard CHI, Matteo CONTA
-
Patent number: 9729192Abstract: A transceiver or RF front end employing a transformer with a low loss transmit/receive (T/R) switch circuit in the ground path. In various embodiments, differential outputs of a power amplifier are coupled to the first winding of the transformer, while the input of a low noise amplifier is coupled to the second side of the transformer via a matching inductor. The T/R switch circuit, which may be a thin oxide CMOS transistor, is coupled between the second side of the transformer and ground. In operation, the T/R switch circuit may be enabled during transmit mode operations of the power amplifier, such that a low impedance path to ground is provided at the input of the low noise amplifier, thereby protecting it from high voltage swings generated by the power amplifier.Type: GrantFiled: May 19, 2016Date of Patent: August 8, 2017Assignee: Avago Technologies General IP (Singapore) Pte. LtdInventors: Matteo Conta, Seema Butala Anand
-
Publication number: 20160261305Abstract: A transceiver or RF front end employing a transformer with a low loss transmit/receive (T/R) switch circuit in the ground path. In various embodiments, differential outputs of a power amplifier are coupled to the first winding of the transformer, while the input of a low noise amplifier is coupled to the second side of the transformer via a matching inductor. The T/R switch circuit, which may be a thin oxide CMOS transistor, is coupled between the second side of the transformer and ground. In operation, the T/R switch circuit may be enabled during transmit mode operations of the power amplifier, such that a low impedance path to ground is provided at the input of the low noise amplifier, thereby protecting it from high voltage swings generated by the power amplifier.Type: ApplicationFiled: May 19, 2016Publication date: September 8, 2016Applicant: BROADCOM CORPORATIONInventors: Matteo Conta, Seema Butala Anand
-
Patent number: 9379764Abstract: A transceiver or RF front end employing a transformer with a low loss transmit/receive (T/R) switch circuit in the ground path. In various embodiments, differential outputs of a power amplifier are coupled to the first winding of the transformer, while the input of a low noise amplifier is coupled to the second side of the transformer via a matching inductor. The T/R switch circuit, which may be a thin oxide CMOS transistor, is coupled between the second side of the transformer and ground. In operation, the T/R switch circuit may be enabled during transmit mode operations of the power amplifier, such that a low impedance path to ground is provided at the input of the low noise amplifier, thereby protecting it from high voltage swings generated by the power amplifier.Type: GrantFiled: December 31, 2013Date of Patent: June 28, 2016Assignee: BROADCOM CORPORATIONInventors: Matteo Conta, Seema Butala Anand
-
Publication number: 20150094117Abstract: A transceiver or RF front end employing a transformer with a low loss transmit/receive (T/R) switch circuit in the ground path. In various embodiments, differential outputs of a power amplifier are coupled to the first winding of the transformer, while the input of a low noise amplifier is coupled to the second side of the transformer via a matching inductor. The T/R switch circuit, which may be a thin oxide CMOS transistor, is coupled between the second side of the transformer and ground. In operation, the T/R switch circuit may be enabled during transmit mode operations of the power amplifier, such that a low impedance path to ground is provided at the input of the low noise amplifier, thereby protecting it from high voltage swings generated by the power amplifier.Type: ApplicationFiled: December 31, 2013Publication date: April 2, 2015Applicant: BROADCOM CORPORATIONInventors: Matteo Conta, Seema Butala Anand
-
Patent number: 8797770Abstract: A capacitive voltage converter comprising a switched capacitor array having a voltage input and a voltage output. A skip gating control coupled to the switched capacitor array and configured to control a switching activity of the switched capacitor array. A resistance look-up table coupled to the switched capacitor array and configured to control a resistance value of the switched capacitor array.Type: GrantFiled: December 6, 2011Date of Patent: August 5, 2014Assignee: Conexant Systems, Inc.Inventors: Matteo Conta, Lorenzo Crespi
-
Patent number: 8710921Abstract: There is described a continuous time filter of at least a second (or higher) order, comprising one or more first order filter stages of a first type, the or each first order filter stage of the first type comprising a reactive component and an impedance dependent on the difference between the input and output voltages of the filter stage. The filter includes at least one first order filter stage of a second type, the or each second order filter of the second type comprising a reactive component and an impedance dependent on the sum of the input and output voltages of the filter stage. The filter includes a transfer function of the continuous time filter that is obtained comprising complex poles.Type: GrantFiled: September 4, 2008Date of Patent: April 29, 2014Assignee: ST-Ericsson SAInventors: Matteo Conta, Andrea Baschirotto, Stefano D'Amico
-
Publication number: 20130141071Abstract: A capacitive voltage converter comprising a switched capacitor array having a voltage input and a voltage output. A skip gating control coupled to the switched capacitor array and configured to control a switching activity of the switched capacitor array. A resistance look-up table coupled to the switched capacitor array and configured to control a resistance value of the switched capacitor array.Type: ApplicationFiled: December 6, 2011Publication date: June 6, 2013Inventors: Matteo Conta, Lorenzo Crespi
-
Patent number: 8013684Abstract: In an integrated circuit having a number of circuit units on a single semiconductor chip, particularly in a system-on-chip integrated circuit including an integrated transceiver, interference between the circuit units is suppressed using on-chip resonant elements. Each resonant element has at least one on-chip capacitor and at least one on-chip conductive line constituting an inductance. The capacitance-inductance combinations are arranged to be resonant at one or more frequencies at which radio frequency energy is generated by the circuit units. The capacitive part of each series resonant combination is formed as a plurality of capacitor elements forming in an array to minimise self-inductance. Also disclosed is a filtering arrangement in which each circuit unit is individually supplied from the tap of a series resistive-capacitance combination to provide low-pass filtering.Type: GrantFiled: September 4, 2008Date of Patent: September 6, 2011Assignee: ST-Ericsson SAInventors: Matteo Conta, Andrea Baschirotto
-
Patent number: 7659774Abstract: The present invention addresses a need for reducing the power consumption in a baseband filter used in a front-end wireless receiver while providing the necessary linearity. In particular, relatively high linearity can be obtained with lower power consumption than has heretofore been the case. This is achieved in embodiments of the invention using an optimized single-branch fully differential structure which operates as a “composite” source-follower (when using CMOS devices) with an ideal unitary dc gain. A positive feedback internal to the source follower allows one to synthesize two complex-poles.Type: GrantFiled: September 25, 2006Date of Patent: February 9, 2010Assignee: Glonav LimitedInventors: Matteo Conta, Andrea Baschirotto, Stefano D'Amico
-
Patent number: 7626469Abstract: An electric circuit, for use in a phase lock loop circuit, the electric circuit comprising: a first circuit element, being a phase frequency detector or a charge pump; at least one LC resonant loop, the first circuit element forming part of the loop; and means arranged to reduce ringing in said at least one LC resonant loop.Type: GrantFiled: April 17, 2008Date of Patent: December 1, 2009Assignee: GloNav Ltd.Inventors: Ramesh Chokkalingam, Matteo Conta
-
Publication number: 20090261875Abstract: An electric circuit, for use in a phase lock loop circuit, the electric circuit comprising: a first circuit element, being a phase frequency detector or a charge pump; at least one LC resonant loop, the first circuit element forming part of the loop; and means arranged to reduce ringing in said at least one LC resonant loop.Type: ApplicationFiled: April 17, 2008Publication date: October 22, 2009Inventors: Ramesh Chokkalingam, Matteo Conta
-
Publication number: 20090243754Abstract: In an integrated circuit having a number of circuit units on a single semiconductor chip, particularly in a system-on-chip integrated circuit including an integrated transceiver, interference between the circuit units is suppressed using on-chip resonant elements. Each resonant element has at least one on-chip capacitor and at least one on-chip conductive line constituting an inductance. The capacitance-inductance combinations are arranged to be resonant at one or more frequencies at which radio frequency energy is generated by the circuit units. The capacitive part of each series resonant combination is formed as a plurality of capacitor elements forming in an array to minimise self-inductance. Also disclosed is a filtering arrangement in which each circuit unit is individually supplied from the tap of a series resistive-capacitance combination to provide low-pass filtering.Type: ApplicationFiled: September 4, 2008Publication date: October 1, 2009Applicant: GloNav LimitedInventors: Matteo Conta, Andrea Baschirotto
-
Publication number: 20090237153Abstract: There is described a continuous time filter of at least a second (or higher) order, comprising one or more first order filter stages of a first type, the or each first order filter stage of the first type comprising a reactive component and an impedance dependent on the difference between the input and output voltages of the filter stage. The filter includes at least one first order filter stage of a second type, the or each second order filter of the second type comprising a reactive component and an impedance dependent on the sum of the input and output voltages of the filter stage. The filter includes a transfer function of the continuous time filter that is obtained comprising complex poles.Type: ApplicationFiled: September 4, 2008Publication date: September 24, 2009Applicant: GloNav LimitedInventors: Matteo Conta, Andrea Baschirotto, Stefano D'Amico
-
Publication number: 20080214139Abstract: A radio-frequency receiver for, e.g., receiving GPS signals in a cellular telephone has an input, a first gain stage in the form of a linear low noise amplifier with voltage-voltage feedback and a resonant load, and a second gain stage based on a common source input transconductor. Associated with the input and the first gain stage is a filter comprising a notch filter part for rejecting an interfering signal, e.g. a cell phone transmitter signal, and, connected between the parallel resonant circuit and the input, a series capacitance which, in combination with the inductor of the parallel-resonant circuit, forms a series-resonant circuit to provide a low impedance path at a wanted signal frequency.Type: ApplicationFiled: September 26, 2006Publication date: September 4, 2008Inventors: Matteo Conta, Valentina Della Torre, Francesco Svelto, Giuseppe Cusmai
-
Publication number: 20080157864Abstract: The present invention addresses a need for reducing the power consumption in a baseband filter used in a front-end wireless receiver while providing the necessary linearity. In particular, relatively high linearity can be obtained with lower power consumption than has heretofore been the case. This is achieved in embodiments of the invention using an optimized single-branch fully differential structure which operates as a “composite” source-follower (when using CMOS devices) with an ideal unitary dc gain. A positive feedback internal to the source follower allows one to synthesize two complex-poles.Type: ApplicationFiled: September 25, 2006Publication date: July 3, 2008Inventors: Matteo Conta, Andrea Baschirotto, Stefano D'Amico
-
Patent number: 7394321Abstract: A low-power quadrature generator is provided for accurately generating in-phase signals and quadrature signals.Type: GrantFiled: March 30, 2005Date of Patent: July 1, 2008Assignee: GloNav LimitedInventors: Matteo Conta, Ramesh Chokkalingam, David A. Weldon