Patents by Inventor Matthew A. Fisch

Matthew A. Fisch has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 5802132
    Abstract: A 2/N mode clock generator that generates bus clock signals through the use of bus clock enable signals selecting bus clock pulses that are in phase and out of phase with a core clock signal. The clock generator maintains synchronization between the bus clock signal and the core clock signal so that they are always in a predetermined phase relationship.
    Type: Grant
    Filed: September 6, 1996
    Date of Patent: September 1, 1998
    Assignee: Intel Corporation
    Inventors: Chakrapani Pathikonda, Matthew A. Fisch, Michael W. Rhodehamel
  • Patent number: 5797026
    Abstract: A self-snooping mechanism for enabling a processor being coupled to dedicated cache memory and a processor-system bus to snoop its own request issued on the processor-system bus. The processor-system bus enables communication between the processor and other bus agents such as a memory subsystem, I/O subsystem and/or other processors. The self-snooping mechanism is commenced upon determination that the request is based on a boundary condition so that initial internal cache lookup is bypassed to improve system efficiency.
    Type: Grant
    Filed: September 2, 1997
    Date of Patent: August 18, 1998
    Assignee: Intel Corporation
    Inventors: Michael W. Rhodehamel, Nitin V. Sarangdhar, Amit A. Merchant, Matthew A. Fisch, James M. Brayton
  • Patent number: 5784579
    Abstract: A dynamic pipeline depth control method and apparatus is used with a bus which supports pipelined bus transactions. An agent coupled to the bus includes both a transmitter and a receiver. The transmitter is used to transmit an indication to the other agents coupled to the bus which prevents the other agents from issuing a transaction on the bus. The receiver is used to receive the indication, from another agent, that prevents the agent from issuing a transaction on the bus.
    Type: Grant
    Filed: September 6, 1996
    Date of Patent: July 21, 1998
    Assignee: Intel Corporation
    Inventors: Stephen S. Pawlowski, Nitin V. Sarangdhar, Michael W. Rhodehamel, Matthew A. Fisch, Peter D. MacWilliams
  • Patent number: 5778441
    Abstract: Atomicity of lock variables is preserved in a computer system in response to a request by a microprocessor for a bus lock access whether the lock variable is split between two cache lines or is within a single cache line. A non-split lock bus access which can be satisfied by a cacheable region within the same cluster as the microprocessor issuing the access is allowed to complete, regardless of whether ownership of the next level bus is available. If the non-split lock access can not be satisfied within the cluster, then ownership of the next level bus is obtained, if available, to satisfy the access. Similarly, a split lock access may complete if ownership of the second level bus can be obtained. However, a split lock access is aborted if the second level bus ownership is not available, regardless of whether a cacheable region within the same cluster can satisfy the request.
    Type: Grant
    Filed: December 11, 1996
    Date of Patent: July 7, 1998
    Assignee: Intel Corporation
    Inventors: Michael W. Rhodehamel, Nitin V. Sarangdhar, Matthew A. Fisch
  • Patent number: 5774700
    Abstract: A method and apparatus for determining the timing of snoop windows in a pipelined bus includes a snoop timer, a snoop counter, and snoop resolution logic. The snoop timer indicates the number of clocks until the next snoop window. The snoop counter keeps track of the number of snoop windows currently being tracked by the apparatus and is updated by the snoop resolution logic. In one embodiment, the snoop resolution logic updates the snoop counter when a snoop event occurs on the bus. In one embodiment, the apparatus also includes snoop drive logic which drives snoop result signals onto the bus during snoop windows.
    Type: Grant
    Filed: April 20, 1995
    Date of Patent: June 30, 1998
    Assignee: Intel Corporation
    Inventors: Matthew A. Fisch, Nitin V. Sarangdhar
  • Patent number: 5764934
    Abstract: A processor subsystem includes a processor and a bus bridge conversion device for insertion into a slot of a host computer system. The processor operates according to a signaling protocol which is different than the signaling protocol of the computer system bus. The bus conversion device converts the signaling protocol of the system bus to the signaling protocol of the processor, and vice-versa. The bus conversion device includes logic for bus arbitration conversion, bus lock conversion, and cache coherency control. Logic is also included that converts incoming and outgoing requests so that the card may properly transact with other agents coupled to the bus.
    Type: Grant
    Filed: July 3, 1996
    Date of Patent: June 9, 1998
    Assignee: Intel Corporation
    Inventors: Matthew A. Fisch, James E. Jacobson, Jr., Michael W. Rhodehamel
  • Patent number: 5761449
    Abstract: A bus system for a computer having multiple agents provides a mechanism for unilaterally and dynamically limiting the pipelining depth. Each agent includes a state machine which indicates whether the bus is in a throttled state, a stalled state or a free state. When in a free state, an agent having control of the bus may transmit any number of bus transactions and the depth of the pipeline may therefore increase. In the throttled state, the agent may transmit only a single bus transaction from the throttled state. The state machine always transitions either to the stalled state or to the free state. In the stalled state, no agents may transmit transactions onto the bus and the depth of the pipeline therefore cannot increase and instead may decrease with time as previously issued transactions are drained from the bus.
    Type: Grant
    Filed: June 6, 1997
    Date of Patent: June 2, 1998
    Assignee: Intel Corporation
    Inventors: Nitin Sarangdhar, Michael Rhodehamel, Matthew Fisch
  • Patent number: 5682516
    Abstract: A computer system is disclosed having a requesting bus agent that issues a communication transaction over a bus and an addressed bus agent that defers the communication transaction to avoid high bus latency. The addressed bus agent later issues a deferred reply transaction over the bus to complete the communication transaction. Special snoop ownership and cache state transition rules maintain cache coherency and processor consistency during deferred communication transactions.
    Type: Grant
    Filed: March 1, 1994
    Date of Patent: October 28, 1997
    Assignee: Intel Corporation
    Inventors: Nitin V. Sarangdhar, Wen Han Wang, Michael W. Rhodehamel, James M. Brayton, Amit Merchant, Matthew A. Fisch
  • Patent number: 5581782
    Abstract: A system and method for providing a high performance symmetric arbitration protocol that includes support for priority agents. The bus arbitration protocol supports two classes of bus agents: symmetric agents and priority agents. The symmetric agents support fair, distributed arbitration using a round-robin algorithm. Each symmetric agent has a unique Agent ID assigned at reset. The algorithm arranges the symmetric agents in a circular order of priority. Each symmetric agent also maintains a bus ownership state of busy or idle and a Rotating ID that reflects the symmetric agent with the lowest priority in the next arbitration event. On an arbitration event, the symmetric agent with the highest priority becomes the symmetric owner. However, the symmetric owner is not necessarily the overall bus owner (i.e., a priority agent may be the overall bus owner).
    Type: Grant
    Filed: October 3, 1995
    Date of Patent: December 3, 1996
    Assignee: Intel Corporation
    Inventors: Nitin V. Sarangdhar, Konrad K. Lai, Gurbir Singh, Michael W. Rhodehamel, Matthew A. Fisch
  • Patent number: 5572702
    Abstract: Requests to memory issued by an agent on a bus are satisfied while maintaining cache consistency. The requesting agent may issue a request to another agent, or the memory unit, by placing the request on the bus. Each agent on the bus snoops the bus to determine whether the issued request can be satisfied by accessing its cache. An agent which can satisfy the request using its cache, i.e., the snooping agent, issues a signal to the requesting agent indicating so. The snooping agent places the cache line which corresponds to the request onto the bus, which is retrieved by the requesting agent. In the event of a read request, the memory unit also retrieves the cache line data from the bus and stores the cache line in main memory. In the event of a write request, the requesting agent transfers write data over the bus along with the request. This write data is retrieved by both the memory unit, which temporarily stores the data, and the snooping agent.
    Type: Grant
    Filed: February 28, 1994
    Date of Patent: November 5, 1996
    Assignee: Intel Corporation
    Inventors: Nitin V. Sarangdhar, Michael W. Rhodehamel, Amit A. Merchant, Matthew A. Fisch, James M. Brayton
  • Patent number: 5572703
    Abstract: A protocol and related apparatus for snoop stretching in a computer system having at least one requesting agent for issuing bus transaction requests and at least one snooping agent for monitoring transaction requests and issuing bus signals onto an external bus. The bus transactions are timed by a bus clock signal having a plurality of cycles. To indicate snoop stretching, during a first cycle a first snooping agent asserts both a HIT# bus signal and a HITM# bus signal together to indicate that the first snooping agent must delay assertion of valid snoop results for a predetermined snoop period. During a later cycle, to indicate the end of the snoop stretch, the first snooping agent deasserts the assertion of both the HIT# and HITM# signals together and asserts its valid snoop results. The HIT# and HITM# signals alone each represent valid snoop results.
    Type: Grant
    Filed: March 1, 1994
    Date of Patent: November 5, 1996
    Assignee: Intel Corporation
    Inventors: Peter MacWilliams, Nitin V. Sarangdhar, Matthew Fisch, Amit Merchant
  • Patent number: 5551005
    Abstract: In a computer system having a plurality of processors with internal caches, a method for handling race conditions arising when multiple processors simultaneously write to a particular cache line. Initially, a determination is made as to whether the cache line is in an exclusive, modified, invalid, or shared state. If the cache line is in either the exclusive or modified state, the cache line is written to and then set to the modified state. If the cache line is in the invalid state, a Bus-Read-Invalidate operation is performed. However, if the cache line is in the shared state and multiple processors initiate Bus-Write-Invalidate operations, the invalidation request belonging to the first processor is allowed to complete. Thereupon, the cache line is sent to the exclusive state, data is updated, and the cache line is set to the modified state. The second processor receives a second cache line, updates this second cache line, and sets the second cache line to the modified state.
    Type: Grant
    Filed: February 25, 1994
    Date of Patent: August 27, 1996
    Assignee: Intel Corporation
    Inventors: Nitin V. Sarangdhar, Wen-Hann Wang, Matthew Fisch
  • Patent number: 5548733
    Abstract: Each of a plurality of devices or agents connected to a computer system bus is provided with a mechanism for unilaterally and dynamically limiting the depth of a pipeline of the bus. Each agent includes a state machine which indicates whether the bus is in a throttled state, a stalled state or a free state. When in a free state, an agent having control of the bus may transmit any number of bus transactions and the depth of the pipeline may therefore increase. In the throttled state, the agent may transmit only a single bus transaction from the throttled state. The state machine always transitions either to the stalled state or to the free state. In the stalled state, no agents may transmit transactions onto the bus and the depth of the pipeline therefore cannot increase and instead may decrease with time as previously issued transactions are drained from the bus.
    Type: Grant
    Filed: March 1, 1994
    Date of Patent: August 20, 1996
    Assignee: Intel Corporation
    Inventors: Nitin Sarangdhar, Michael Rhodehamel, Matthew Fisch
  • Patent number: 5535345
    Abstract: In accordance with the preferred embodiment of the present invention, a bus interface unit of a microprocessor is provided with a Micro Request Sequencer (EBMRS) disposed between a bus scheduling queue (EBBQ) and external bus control logic (EBCTL). Under normal bus request traffic, the EBMRS is effectively transparent and allows normal communication between the EBCTL and the EBBQ. However, for misaligned bus transactions, which comprise memory accesses that cross a bus width boundary, the EBMRS intercepts such transactions for special sequencing, while blocking any further requests from the EBBQ. The EBMRS separates each misaligned bus transaction request into at least first and second split transaction requests, with each split request forming a memory access that does not cross a data bus width boundary of the external bus. It then issues the first split request to the EBCTL for processing on the external bus.
    Type: Grant
    Filed: May 12, 1994
    Date of Patent: July 9, 1996
    Assignee: Intel Corporation
    Inventors: Matthew A. Fisch, James M. Brayton, Ajay Malhotra
  • Patent number: 5515516
    Abstract: An initialization mechanism for symmetric arbitration agents ensures that multiple agents on a bus are each initialized with a different arbitration counter value. The arbitration counter of each bus agent is used to keep track of which agent was the last or current owner of the bus and which agent will be the next owner of the bus. All bus agents agree on which agent will be the priority agent at system reset and thus be allowed first ownership of the bus. Each agent's arbitration counter is initialized according to each agent's own agent identification. The arbitration pins of the bus agents are interconnected such that each agent determines for itself a unique agent identification based on which pin of its arbitration pins is active at system reset and the maximum number of bus agents allowed on the bus. After determining its agent identification, each bus agent initializes its arbitration counter such that every agent agrees which agent is the priority agent.
    Type: Grant
    Filed: March 1, 1994
    Date of Patent: May 7, 1996
    Assignee: Intel Corporation
    Inventors: Matthew A. Fisch, Michael W. Rhodehamel, Nitin Sarangdhar