Patents by Inventor Matthew H. Klein
Matthew H. Klein has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240402703Abstract: A system and method for operation of an autonomous vehicle (AV) yard truck is provided. A processor facilitates autonomous movement of the AV yard truck, and connection to and disconnection from trailers. A plurality of sensors are interconnected with the processor that sense terrain/objects and assist in automatically connecting/disconnecting trailers. A server, interconnected, wirelessly with the processor, that tracks movement of the truck around and determines locations for trailer connection and disconnection. A door station unlatches/opens rear doors of the trailer when adjacent thereto, securing them in an opened position via clamps, etc. The system computes a height of the trailer, and/or if landing gear of the trailer is on the ground and interoperates with the fifth wheel to change height, and whether docking is safe, allowing a user to take manual control, and optimum charge time(s). Reversing sensors/safety, automated chocking, and intermodal container organization are also provided.Type: ApplicationFiled: May 28, 2024Publication date: December 5, 2024Inventors: Andrew F. Smith, Lawrence S. Klein, Stephen A. Langenderfer, Martin E. Sotola, Vikas Bahl, Mark H. Rosenblum, Peter James, Dale Dee Rowley, Matthew S. Johannes, Gary Michael Seminara, Jeremy M. Nett
-
Publication number: 20240330557Abstract: Embodiments herein describe various 2×2 configuration of integrated circuits (ICs), where the ICs can communicate with multiple neighboring ICs using chip-to-chip interfaces. As such, 2×2 configurations are improvements over other horizontal chip integration formats (such as 1×2, 1×3, and 1×4) where some of the ICs can directly communicate with only one other IC.Type: ApplicationFiled: March 30, 2023Publication date: October 3, 2024Inventors: Martin L. VOOGEL, Matthew H. KLEIN
-
Publication number: 20240329126Abstract: Embodiments herein describe assigning integrated circuits with defects as variants of the integrated circuit design. Each variant can deactivate different circuitry in the integrated circuit design. A location of the defect can be matched to a variant that has a deactivated region that covers the defect. The integrated circuit can then be assigned to that variant.Type: ApplicationFiled: March 30, 2023Publication date: October 3, 2024Inventors: Dinesh D. GAITONDE, Matthew H. KLEIN, Himanshu VERMA, Chirag RAVISHANKAR, Maithilee Rajendra KULKARNI
-
Patent number: 11670630Abstract: Some examples described herein provide for a multi-chip structure including one or more memory dies stacked on a die having a programmable integrated circuit (IC). In an example, a multi-chip structure includes a package substrate, a first die, and a second die. The first die includes a programmable IC, and the programmable IC includes a memory controller. The first die is on and attached to the package substrate. The second die includes memory. The second die is stacked on the first die. The memory is communicatively coupled to the memory controller.Type: GrantFiled: March 11, 2022Date of Patent: June 6, 2023Assignee: XILINX, INC.Inventor: Matthew H. Klein
-
Patent number: 11386020Abstract: Some examples described herein relate to programmable devices that include a data processing engine (DPE) array that permits shifting of where an application is loaded onto DPEs of the DPE array. In an example, a programmable device includes a DPE array. The DPE array includes DPEs and address index offset logic. Each of the DPEs includes a processor core and a memory mapped switch. The processor core is programmable via one or more memory mapped packets routed through the respective memory mapped switch. The memory mapped switches in the DPE array are coupled together to form a memory mapped interconnect network. The address index offset logic is configurable to selectively modify which DPE in the DPE array is targeted by a respective memory mapped packet routed in the memory mapped interconnect network.Type: GrantFiled: March 3, 2020Date of Patent: July 12, 2022Assignee: XILINX, INC.Inventors: Matthew H. Klein, Goran Hk Bilski, Juan Jose Noguera Serra, Ismed D. Hartanto, Sridhar Subramanian, Tim Tuan
-
Publication number: 20220199604Abstract: Some examples described herein provide for a multi-chip structure including one or more memory dies stacked on a die having a programmable integrated circuit (IC). In an example, a multi-chip structure includes a package substrate, a first die, and a second die. The first die includes a programmable IC, and the programmable IC includes a memory controller. The first die is on and attached to the package substrate. The second die includes memory. The second die is stacked on the first die. The memory is communicatively coupled to the memory controller.Type: ApplicationFiled: March 11, 2022Publication date: June 23, 2022Inventor: Matthew H. KLEIN
-
Patent number: 11282824Abstract: Some examples described herein provide for a multi-chip structure including one or more memory dies stacked on a die having a programmable integrated circuit (IC). In an example, a multi-chip structure includes a package substrate, a first die, and a second die. The first die includes a programmable IC, and the programmable IC includes a memory controller. The first die is on and attached to the package substrate. The second die includes memory. The second die is stacked on the first die. The memory is communicatively coupled to the memory controller.Type: GrantFiled: April 23, 2019Date of Patent: March 22, 2022Assignee: XILINX, INC.Inventor: Matthew H. Klein
-
Patent number: 11276098Abstract: Embodiments described herein include techniques for providing information regarding a hardware part using a scannable code so that a customer can make an informed decision when placing the hardware part in a larger computing system. A customer may purchase hardware parts that are categorized into a certain bin which has guaranteed range of power consumption or performance. The customer may over design the computing system to accommodate the worst parameter in the range (e.g., the minimum performance or the maximum power consumption) to ensure the timing or power specifications are not violated. Instead, the embodiments herein provide a scannable code on the hardware part which the customer can use to access a database which stores more granular information about the part. The customer can use the performance parameters to make better informed decisions to determine where to place the part in the computing system.Type: GrantFiled: October 25, 2017Date of Patent: March 15, 2022Assignee: XILINX, INC.Inventors: Matthew H. Klein, Wei Yee Jocelyn Teo, Craig E. Taylor
-
Patent number: 10956638Abstract: Methods and apparatus are described for providing and using programmable ICs suitable for meeting the unique desires of large hardware emulation systems. One example method of classifying a programmable IC having impaired circuitry generally includes determining a partitioning of programmable logic resources into two or more groups for classifying the programmable IC, testing the programmable IC to determine at least one location of the impaired circuitry in the programmable logic resources of the programmable IC, and classifying the programmable IC based on the at least one location of the impaired circuitry in relation to the partitioning of the programmable logic resources.Type: GrantFiled: July 17, 2019Date of Patent: March 23, 2021Assignee: XILINX, INC.Inventors: Bart Reynolds, Xiaojian Yang, Matthew H. Klein
-
Publication number: 20200343234Abstract: Some examples described herein provide for a multi-chip structure including one or more memory dies stacked on a die having a programmable integrated circuit (IC). In an example, a multi-chip structure includes a package substrate, a first die, and a second die. The first die includes a programmable IC, and the programmable IC includes a memory controller. The first die is on and attached to the package substrate. The second die includes memory. The second die is stacked on the first die. The memory is communicatively coupled to the memory controller.Type: ApplicationFiled: April 23, 2019Publication date: October 29, 2020Applicant: Xilinx, Inc.Inventor: Matthew H. Klein
-
Patent number: 10740523Abstract: A programmable logic device includes an integrated circuit die having a programmable fabric region including N identical programmable logic partitions. In some embodiments, N?1 of the identical programmable logic partitions are user-programmable. In addition, and in some cases, one of the identical programmable logic partitions is a spare logic partition. In some embodiments, the integrated circuit die further includes a network-on-a-chip (NOC) including a vertical NOC (VNOC) and a horizontal NOC (HNOC). By way of example, the N identical programmable logic partitions are configured to communicate exclusively through the NOC. In some embodiments, a defective one of the N?1 identical programmable logic partitions is configured for swapping with the spare logic partition.Type: GrantFiled: July 12, 2018Date of Patent: August 11, 2020Assignee: Xilinx, Inc.Inventor: Matthew H. Klein
-
Patent number: 10741524Abstract: Examples herein describe techniques for forming 3D stacked devices which include a redundant logical layer. The 3D stacked devices include a plurality of semiconductor chips stacked in a vertical direction such that each chip is bonded to a chip above, below, or both in the stack. In one embodiment, each chip is the same—e.g., has the same circuitry arranged in the same configuration in the chip. The 3D stacked device provides a redundant logic layer by dividing the chips into a plurality of slivers which are interconnected by inter-chip bridges. For example, the 3D stacked device may include three stacked chips that are divided into three different slivers where each sliver includes a portion from each of the chips. So long as only one of portions in a sliver is nonfunctional, the inter-chip bridges permit the other portions in the sliver to receive and route data.Type: GrantFiled: April 30, 2018Date of Patent: August 11, 2020Assignee: XILINX, INC.Inventors: Brian C. Gaide, Matthew H. Klein
-
Patent number: 10665515Abstract: Embodiments herein describe binning and placement techniques for assembling a multi-die device to improve yield when a customer requests a high performance feature from the device. For example, the multi-die device may include multiple dies that are interconnected to form a single device or package. In one embodiment, the multiple dies are the same semiconductor die (e.g., have the same circuit layout) which are disposed on a common interposer or stacked on each other. The multi-die device can then be attached to a printed circuit board (PCB). Although the dies in the multi-die device may each include the same feature (e.g., a PCIe interface, SerDes interface, transmitter, memory interface, etc.), the multi-die device is assembled so that not all of the dies have a feature that satisfies the high performance requested by the customer. That is, at least one of the die includes a lower performance feature.Type: GrantFiled: July 3, 2018Date of Patent: May 26, 2020Assignee: XILINX, INC.Inventors: Matthew H. Klein, Gregory Meredith, Joshua Tan
-
Patent number: 10489609Abstract: Disclosed approaches for limiting use or a programmable IC involve a provider of programmable ICs generating, using one or more private keys of the provider, one or more signed configuration bitstreams from one or more circuit designs received from a customer. The provider changes the general purpose programmable IC into an application programmable IC that can only be programmed by the one or more signed configuration bitstreams. The application programmable IC and the one or more signed configuration bitstreams are provided from the provider to the customer.Type: GrantFiled: June 6, 2017Date of Patent: November 26, 2019Assignee: XILINX, INC.Inventors: John E. McGrath, Brendan Farley, Anthony J. Collins, Matthew H. Klein
-
Publication number: 20190333892Abstract: Examples herein describe techniques for forming 3D stacked devices which include a redundant logical layer. The 3D stacked devices include a plurality of semiconductor chips stacked in a vertical direction such that each chip is bonded to a chip above, below, or both in the stack. In one embodiment, each chip is the same—e.g., has the same circuitry arranged in the same configuration in the chip. The 3D stacked device provides a redundant logic layer by dividing the chips into a plurality of slivers which are interconnected by inter-chip bridges. For example, the 3D stacked device may include three stacked chips that are divided into three different slivers where each sliver includes a portion from each of the chips. So long as only one of portions in a sliver is nonfunctional, the inter-chip bridges permit the other portions in the sliver to receive and route data.Type: ApplicationFiled: April 30, 2018Publication date: October 31, 2019Applicant: Xilinx, Inc.Inventors: Brian C. Gaide, Matthew H. Klein
-
Patent number: 10402521Abstract: Methods and apparatus are described for providing and using programmable ICs suitable for meeting the unique desires of large hardware emulation systems. One example method of classifying a programmable IC having impaired circuitry generally includes determining a partitioning of programmable logic resources into two or more groups for classifying the programmable IC, testing the programmable IC to determine at least one location of the impaired circuitry in the programmable logic resources of the programmable IC, and classifying the programmable IC based on the at least one location of the impaired circuitry in relation to the partitioning of the programmable logic resources.Type: GrantFiled: January 19, 2017Date of Patent: September 3, 2019Assignee: XILINX, INC.Inventors: Bart Reynolds, Xiaojian Yang, Matthew H. Klein
-
Publication number: 20190122282Abstract: Embodiments described herein include techniques for providing information regarding a hardware part using a scannable code so that a customer can make an informed decision when placing the hardware part in a larger computing system. A customer may purchase hardware parts that are categorized into a certain bin which has guaranteed range of power consumption or performance. The customer may over design the computing system to accommodate the worst parameter in the range (e.g., the minimum performance or the maximum power consumption) to ensure the timing or power specifications are not violated. Instead, the embodiments herein provide a scannable code on the hardware part which the customer can use to access a database which stores more granular information about the part. The customer can use the performance parameters to make better informed decisions to determine where to place the part in the computing system.Type: ApplicationFiled: October 25, 2017Publication date: April 25, 2019Applicant: Xilinx, Inc.Inventors: Matthew H. Klein, Wei Yee Jocelyn Teo, Craig E. Taylor
-
Patent number: 10204841Abstract: A method for fabricating integrated circuit (IC) dies and wafers having such dies, are disclosed herein that leverage temporary connection traces during wafer level testing of the functionality of the IC die. In one example, a wafer includes a plurality of IC dies. At least a first IC die of the plurality of IC dies includes a plurality of micro-bumps and a first temporary connection trace formed on an exterior surface of the die body. The plurality of micro-bumps includes at least a first micro-bump and a second micro-bump. The first temporary connection trace electrically couples the first micro-bump and the second micro-bump.Type: GrantFiled: December 5, 2016Date of Patent: February 12, 2019Assignee: XILINX, INC.Inventors: Matthew H. Klein, Raghunandan Chaware
-
Patent number: 10032682Abstract: Methods and apparatus are described for creating a multi-die package from a wafer without dicing the wafer into individual dies and reassembling the dies on an interposer. One example method generally includes testing a plurality of IC dies disposed on a wafer; disposing one or more connectivity layers above the plurality of IC dies, the one or more connectivity layers comprising one or more electrical conductors configured to connect together two or more of the plurality of dies in each of one or more groups of the IC dies; dicing the wafer having the one or more connectivity layers disposed above the plurality of dies into sets, each set comprising one or more of the plurality of dies, wherein the dicing is based on the one or more groups having IC dies that passed the testing; and packaging at least a portion of the sets of dies.Type: GrantFiled: November 22, 2016Date of Patent: July 24, 2018Assignee: XILINX, INC.Inventors: Matthew H. Klein, Raghunandan Chaware, Glenn O'Rourke
-
Patent number: 9787313Abstract: An example pulse generation circuit includes a parallel-to-serial circuit configured to convert parallel data to serial data according to parallel clock signal and a serial clock signal, the serial data comprises a sequence of pulses; a clock generator configured to generate a clock signal; and a phase controller configured to generate the serial clock signal from the clock signal based on a phase control signal.Type: GrantFiled: May 19, 2016Date of Patent: October 10, 2017Assignee: XILINX, INC.Inventors: Matthew H. Klein, David F. Taylor