Patents by Inventor Meng-Sheng Chang
Meng-Sheng Chang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220285375Abstract: An integrated circuit read only memory (ROM) structure includes a first ROM transistor with a first gate electrode, a first source, and a first drain, and a second ROM transistor with a second gate electrode, a second source, and a second drain. A drain conductive line is over the first drain and the second drain, and is between the first drain and the second drain. The first drain, the drain conductive line and the second drain are between the first gate electrode and the second gate electrode, and a first trench isolation structure electrically isolates the first drain from the first source is below the first gate electrode.Type: ApplicationFiled: March 5, 2021Publication date: September 8, 2022Inventors: Geng-Cing LIN, Ze-Sian LU, Meng-Sheng CHANG, Chia-En HUANG, Jung-Ping YANG, Yen-Huei CHEN
-
Publication number: 20220285269Abstract: An antifuse structure and IC devices incorporating such antifuse structures in which the antifuse structure includes an dielectric antifuse structure formed on an active area having a first dielectric antifuse electrode, a second dielectric antifuse electrode extending parallel to the first dielectric antifuse electrode, a first dielectric composition between the first dielectric antifuse electrode and the second dielectric antifuse electrode, and a first programming transistor electrically connected to a first voltage supply wherein, during a programming operation a programming voltage is selectively applied to certain of the dielectric antifuse structures to form a resistive direct electrical connection between the first dielectric antifuse electrode and the second dielectric antifuse electrode.Type: ApplicationFiled: March 4, 2021Publication date: September 8, 2022Inventors: Meng-Sheng CHANG, Chien-Ying CHEN, Yao-Jen YANG
-
Patent number: 11437386Abstract: A memory device includes a first memory cell having a first polysilicon line associated with a first read word line and intersecting a first active region and a second active region, and a second polysilicon line and a first CPODE associated with a first program word line, the second polysilicon line intersecting the first active region and the first CPODE intersecting the second active region. The memory device also includes a second memory cell adjacent to the first memory cell, the second memory cell having a third polysilicon line associated with a second read word line and intersecting the first active region and the second active region, and a fourth polysilicon line and a second CPODE associated with a second program word line, the fourth polysilicon line intersecting the second active region and the second CPODE intersecting the first active region to form a cross-arrangement of CPODE.Type: GrantFiled: February 10, 2020Date of Patent: September 6, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITEDInventors: Meng-Sheng Chang, Chia-En Huang, Shao-Yu Chou, Yih Wang
-
Publication number: 20220271049Abstract: An IC device includes first through third device pairs positioned in first through third active areas extending in a first direction, each pair including first and second transistors coupled between respective first and second anti-fuse structures and a shared bit line contact, and each of the first and third active areas being adjacent to the second active area. First through fourth conductive lines extend in a second direction, first and second conductive paths couple the first conductive line to the first anti-fuse structures, a third conductive path couples the fourth conductive line to the second anti-fuse structures, and a fourth conductive path couples the third conductive line to the second transistors. The first and third conductive paths are aligned along the first direction between the first and second active areas, and the second and fourth conductive paths are aligned along the first direction between the second and third active areas.Type: ApplicationFiled: May 9, 2022Publication date: August 25, 2022Inventors: Meng-Sheng CHANG, Chien-Ying CHEN, Chia-En HUANG, Yih WANG
-
Patent number: 11422445Abstract: A projector protection method includes: multiple temperature sensors detect temperatures of multiple areas in a projector to obtain multiple temperature parameters respectively; a processor lowers an output power of a laser source when any temperature parameter corresponding to one of areas falls into corresponding one of multiple first temperature intervals and multiple fans in the projector are set to a maximum speed; and the processor turns off the laser source when any temperature parameter corresponding to one of areas falls into corresponding one of multiple second temperature intervals. The second temperature interval and the first temperature interval corresponding to the same temperature parameter are different from each other.Type: GrantFiled: July 7, 2019Date of Patent: August 23, 2022Assignee: DELTA ELECTRONICS, INC.Inventors: Meng-Sheng Chang, Hui-Hsiung Wang
-
Patent number: 11423960Abstract: A memory device is disclosed, including a first switch and multiple first memory cells that are arranged in a first column, a second switch and multiple second memory cells that are arranged in a second column, a first data line and a second data line. The first data line is coupled to the first memory cells and the second memory cells. The second data line is coupled connected to the first memory cells and the second memory cells. The first switch transmits a data signal in the first data line in response to a control signal. The second switch outputs the data signal received from the second data line in response to the control signal.Type: GrantFiled: October 30, 2020Date of Patent: August 23, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Meng-Sheng Chang, Chia-En Huang, Yi-Ching Liu, Yih Wang
-
Patent number: 11410740Abstract: A multi-fuse memory cell is disclosed. The circuit includes: a first fuse element electrically coupled to a first transistor, a gate of the first transistor is electrically coupled to a first selection signal; a second fuse element electrically coupled to a second transistor, a gate of the second transistor is electrically coupled to a second selection signal, both the first transistor and the second transistor are grounded; and a programming transistor electrically coupled to the first fuse element and the second fuse element, wherein a gate of the programming transistor is electrically coupled to a programming signal.Type: GrantFiled: July 19, 2021Date of Patent: August 9, 2022Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Meng-Sheng Chang, Chia-En Huang, Shao-Yu Chou, Yih Wang
-
Patent number: 11410926Abstract: In the present disclosure, a semiconductor structure includes an Mx-1 layer including a first dielectric layer and first metal features, wherein the first metal features include a first set of first metal features in a first region and a second set of first metal features in a second region, wherein the first set has a first pattern density and the second set has a second pattern density being greater than the first pattern density. The structure further includes a Vx layer disposed over the Mx-1 layer, the Vx layer including first vias contacting the first set of the first metal features. The structure further includes an Mx layer disposed over the Vx layer, the Mx layer including a fuse element, wherein the fuse element has a first thickness in the first region less than a second thickness in the second region.Type: GrantFiled: July 24, 2020Date of Patent: August 9, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: An-Jiao Fu, Po-Hsiang Huang, Derek Hsu, Hsiu-Wen Hsueh, Meng-Sheng Chang
-
Publication number: 20220246225Abstract: A memory bit cell includes a first memory cell including a first antifuse transistor and a first selection transistor, the first antifuse transistor being selectable between a first state or a second state in response to a word line program signal, the first selection transistor being configured to provide access to the first antifuse transistor in response to a word line read signal; a second memory cell including a second antifuse transistor and a second selection transistor, the second antifuse transistor being selectable between the first state or the second state in response to the word line program signal, the second selection transistor being configured to provide access to the second antifuse transistor in response to the word line read signal; a first word line to selectively provide the word line program signal; a second word line to selectively provide the word line read signal; and a bit line.Type: ApplicationFiled: April 21, 2022Publication date: August 4, 2022Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Sheng Chang, Yao-Jen Yang, Min-Shin Wu
-
Publication number: 20220237358Abstract: A method includes receiving a design rule deck including a predetermined set of widths and spacings associated with active regions. The method also includes providing a cell library including cells having respective active regions, wherein widths and spacings of the active regions are selected from the predetermined set of the design rule deck. The method includes placing a first cell and a second cell from the cell library in a design layout. The first cell has a cell height in a first direction, and a first active region having a first width in the first direction. The second cell has the cell height, and a second active region having a second width in the first direction. The second width is different from the first width. The method further includes manufacturing a semiconductor device according to the design layout.Type: ApplicationFiled: June 8, 2021Publication date: July 28, 2022Inventors: Yao-Jen YANG, Meng-Sheng CHANG
-
Patent number: 11380693Abstract: A structure includes a word line, a bit line, and an anti-fuse cell. The anti-fuse cell includes a reading device, a programming device, and a dummy device. The reading device includes a first gate coupled to the first word line, a first source/drain region coupled to the bit line, and a second source/drain region. The first source/drain region and the second source/drain region are on opposite sides of the first gate. The programming device includes a second gate, a third source/drain region coupled to the second source/drain region, and a fourth source/drain region. The third source/drain region and the fourth source/drain region are on opposite sides of the second gate. The dummy device includes a third gate, a fifth source/drain region coupled to the fourth source/drain region, and a sixth source/drain region. The fifth source/drain region and the sixth source/drain region are on opposite sides of the third gate.Type: GrantFiled: August 6, 2019Date of Patent: July 5, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Meng-Sheng Chang, Yao-Jen Yang
-
Publication number: 20220163743Abstract: An optical fiber protection system includes an optical fiber, a light source, a protection circuit, a sensor, and a controller. The light source is configured to transmit a signal to the optical fiber. The protection circuit extends along a length direction of the optical fiber. The sensor is electrically connected to the protection circuit. The controller is electrically connected to the sensor and the light source.Type: ApplicationFiled: May 31, 2021Publication date: May 26, 2022Inventors: Meng-Sheng CHANG, Chien-Fu TSENG
-
Patent number: 11342341Abstract: A method of generating an IC layout diagram includes positioning a first active region between second and third active regions, intersecting the first active region with first through fourth gate regions to define gate locations of first and second anti-fuse bits, aligning first and second conductive regions between the first and second active regions, thereby intersecting the first conductive region with the first gate region and the second conductive region with the fourth gate region, and aligning third and fourth conductive regions between the first and third active regions, thereby either intersecting the third and fourth conductive regions with the first and third gate regions, or intersecting the third and fourth conductive regions with the second and fourth gate regions. At least one of positioning or intersecting the first active region, or aligning the first and second or third and fourth conductive regions is executed by a processor.Type: GrantFiled: September 18, 2020Date of Patent: May 24, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Meng-Sheng Chang, Chien-Ying Chen, Chia-En Huang, Yih Wang
-
Publication number: 20220157835Abstract: A structure includes first and second active areas, first and second gates and a data line. The first gate is continuous and crosses over the first active area and the second active area. The first gate corresponds to gate terminals of first and second transistors, and first source/drain regions of the first and the second active areas correspond to first source/drain terminals of the first and second transistors. The second gate includes first and second gate portions electrically isolated from each other. The first and second gate portions correspond to gate terminals of third and fourth transistors, respectively. The first gate portion crosses over the first active area, and the second gate portion crosses over the second active area. The first data line is coupled to the first source/drain regions of the first active area and the second active area.Type: ApplicationFiled: January 31, 2022Publication date: May 19, 2022Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Meng-Sheng CHANG, Chia-En HUANG, Wan-Hsueh CHENG, Yao-Jen YANG, Yih WANG
-
Publication number: 20220157834Abstract: A semiconductor device includes first and second active areas, a first gate, a first conductive segment, a first via and a first continuous gate. The first and second active areas extend in a first direction. The first gate crosses over the first active area and the second active area. The first gate includes a first gate portion and a second gate portion electrically isolated from each other. The first conductive segment crosses over the first active area and the second active area. The first via is arranged above the first conductive segment. The first active area and the second active area are coupled through the first conductive segment to the first via. The first continuous gate is disposed between the first conductive segment and the first gate, and crossing over the first active area and the second active area.Type: ApplicationFiled: January 31, 2022Publication date: May 19, 2022Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Meng-Sheng CHANG, Chia-En HUANG, Wan-Hsueh CHENG, Yao-Jen YANG, Yih WANG
-
Publication number: 20220157718Abstract: A method of making a semiconductor device includes operations directed toward electrically connecting a component to a first fuse, wherein the first fuse is on a first conductive level a first distance from the component; identifying a conductive element for omission between the first fuse and a second fuse; and electrically connecting the component to the second fuse, wherein the second fuse is on a second conductive level a second distance from the component, the second distance is greater than the first distance, and the electrically connecting the component to the second fuse comprises electrically connecting the component to the second fuse without forming the identified conductive element.Type: ApplicationFiled: January 28, 2022Publication date: May 19, 2022Inventors: Meng-Sheng CHANG, Shao-Yu CHOU, Po-Hsiang HUANG, An-Jiao FU, Chih-Hao CHEN
-
Patent number: 11335424Abstract: A memory bit cell includes a first memory cell including a first antifuse transistor and a first selection transistor, the first antifuse transistor being selectable between a first state or a second state in response to a word line program signal, the first selection transistor being configured to provide access to the first antifuse transistor in response to a word line read signal; a second memory cell including a second antifuse transistor and a second selection transistor, the second antifuse transistor being selectable between the first state or the second state in response to the word line program signal, the second selection transistor being configured to provide access to the second antifuse transistor in response to the word line read signal; a first word line to selectively provide the word line program signal; a second word line to selectively provide the word line read signal; and a bit line.Type: GrantFiled: April 19, 2021Date of Patent: May 17, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Meng-Sheng Chang, Yao-Jen Yang, Min-Shin Wu
-
Publication number: 20220139430Abstract: A memory device is disclosed, including a first switch and multiple first memory cells that are arranged in a first column, a second switch and multiple second memory cells that are arranged in a second column, a first data line and a second data line. The first data line is coupled to the first memory cells and the second memory cells. The second data line is coupled connected to the first memory cells and the second memory cells. The first switch transmits a data signal in the first data line in response to a control signal. The second switch outputs the data signal received from the second data line in response to the control signal.Type: ApplicationFiled: October 30, 2020Publication date: May 5, 2022Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Meng-Sheng CHANG, Chia-En HUANG, Yi-Ching LIU, Yih WANG
-
Patent number: 11315936Abstract: A memory device and a manufacturing method thereof are provided. The memory device includes a transistor, a first embedded insulating structure and a second embedded insulating structure. The transistor is formed on a substrate, and includes a gate structure, channel structures, a source electrode and a drain electrode. The channel structures penetrate through the gate structure, and are in contact with the source and drain electrodes. The first and second embedded insulating structures are disposed in the substrate, and overlapped with the source and drain electrodes. The first and second embedded insulating structures are laterally spaced apart from each other by a portion of the substrate lying under the gate structure.Type: GrantFiled: March 2, 2020Date of Patent: April 26, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Sheng Chang, Chia-En Huang, Yi-Hsun Chiu, Yih Wang
-
Publication number: 20220122914Abstract: A fusible structure includes a metal line with different portions having different thicknesses. Thinner portions of the metal line are designed to be destructively altered at lower voltages while thicker portions of the metal line are designed to be destructively altered at lower voltages. Furthermore, one or more dummy structures are disposed proximal to the thinner portions of the metal line. In some embodiments, dummy structures are placed with sufficient proximity so as to protect against metal sputtering when metal line is destructively altered.Type: ApplicationFiled: April 13, 2021Publication date: April 21, 2022Inventors: Shao-Ting WU, Meng-Sheng CHANG, Shao-Yu CHOU, Chung-I HUANG