Patents by Inventor Meng Wei
Meng Wei has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240147711Abstract: The present disclosure provides a memory device, a semiconductor device, and a method of operating a memory device. A memory device includes a memory cell, a bit line, a word line, a select transistor, a fuse element, and a heater. The bit line is connected to the memory cell. The word line is connected to the memory cell. The select transistor is disposed in the memory cell. A gate of the select transistor is connected to the word line. The fuse element is disposed in the memory cell. The fuse element is connected to the bit line and the select transistor. The heater is configured to heat the fuse element.Type: ApplicationFiled: January 4, 2024Publication date: May 2, 2024Inventors: PERNG-FEI YUH, YIH WANG, MENG-SHENG CHANG, JUI-CHE TSAI, KU-FENG LIN, YU-WEI LIN, KEH-JENG CHANG, CHANSYUN DAVID YANG, SHAO-TING WU, SHAO-YU CHOU, PHILEX MING-YAN FAN, YOSHITAKA YAMAUCHI, TZU-HSIEN YANG
-
Publication number: 20240141505Abstract: A gas permeable metal with a porosity gradient and a method of manufacturing the same are provided. A second lamination layer and a third lamination layer are respectively connected to two opposite sides of a first lamination layer. A pore diameter of the first lamination layer is larger than that of the second lamination layer. Thereby while being applied to molds, a mold cavity is mounted in the second lamination layer with smaller pore diameter so that products formed have fine and smooth surfaces. The arrangement of the first lamination layer with larger pore diameter is used for effective escape of gas generated during product production process. According to production requirements for products, a pore diameter of the third lamination layer can be adjusted to be not larger than that of the first lamination layer. Thus mechanical strength and gas exhaust capacity can be balanced.Type: ApplicationFiled: December 7, 2022Publication date: May 2, 2024Inventors: MENG-HSIU TSAI, CHUN-WEI CHIU
-
Publication number: 20240135873Abstract: A display substrate and a display device are provided. The display substrate includes a base substrate and a plurality of reset signal lines. The base substrate includes a display region which includes sub-pixels arranged in array, each sub-pixels includes a pixel driving circuit and a light-emitting element. The plurality of reset signal lines extends in a first direction and include a plurality of first reset signal lines for providing a first reset signal and a plurality of second reset signal lines for providing a second reset signal, and one of the plurality of first reset signal lines and one of the plurality of second reset signal lines are respectively connected to pixel driving circuits of a plurality of sub-pixels located in a same row. A layer where the plurality of first reset signal lines are located is different from layers where the plurality of second reset signal lines are located.Type: ApplicationFiled: June 9, 2021Publication date: April 25, 2024Applicants: Chengdu BOE Optoelectronics Technology Co., Ltd., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Kaipeng SUN, Binyan WANG, Feng WEI, Meng LI, Tianyi CHENG, Lina WANG, Cong LIU, Shiqian DAI
-
Publication number: 20240134554Abstract: A processing device identifies a first set of bits associated with a translation unit of a memory device, wherein the first set of bits correspond to a page field; identifies a second set of bits associated with the translation unit, wherein the second set of bits corresponds to a block field; updates a first portion of an address mapping table corresponding to the second set of bits with a value representing a difference between a value stored in the page field and a threshold value; updates a second portion of the address mapping table corresponding to the first set of bits with a value representing a block number; determines, based on the updated first portion and the updated second portion, that a swapping condition is satisfied; and performs a data access operation on a set of memory cells residing at a location corresponding to the translation unit.Type: ApplicationFiled: December 15, 2023Publication date: April 25, 2024Inventor: Meng Wei
-
Patent number: 11967357Abstract: A memory unit with time domain edge delay accumulation for computing-in-memory applications is controlled by a first word line and a second word line. The memory unit includes at least one memory cell, at least one edge-delay cell multiplexor and at least one edge-delay cell. The at least one edge-delay cell includes a weight reader and a driver. The weight reader is configured to receive a weight and a multi-bit analog input voltage and generate a multi-bit voltage according to the weight and the multi-bit analog input voltage. The driver is connected to the weight reader and configured to receive an edge-input signal. The driver is configured to generate an edge-output signal having a delay time according to the edge-input signal and the multi-bit voltage. The delay time of the edge-output signal is positively correlated with the multi-bit analog input voltage multiplied by the weight.Type: GrantFiled: January 21, 2022Date of Patent: April 23, 2024Assignee: NATIONAL TSING HUA UNIVERSITYInventors: Meng-Fan Chang, Ping-Chun Wu, Li-Yang Hong, Jin-Sheng Ren, Jian-Wei Su
-
Patent number: 11948500Abstract: A display substrate and a manufacturing method thereof, and a display device are provided. In the display substrate, each signal line includes a first conductive portion; for at least one signal line, the display substrate includes a multi-layer insulating pattern on a side of the first conductive portion of each signal line away from the base substrate, and at least one insulating pattern covers a surface of a side of the first conductive portion away from the base substrate; a first insulating pattern in the multi-layer insulating pattern includes a hollow, and an orthographic projection of the hollow on the base substrate is at least partially in a region surrounded by an orthographic projection of the first conductive portion on the base substrate; and a material of the first insulating pattern includes an organic insulating material.Type: GrantFiled: May 31, 2021Date of Patent: April 2, 2024Assignees: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Cong Liu, Binyan Wang, Tianyi Cheng, Feng Wei, Meng Li, Shiqian Dai, Kaipeng Sun
-
Publication number: 20240105705Abstract: Structures and methods of forming fan-out packages are provided. The packages described herein may include a cavity substrate, one or more semiconductor devices located in a cavity of the cavity substrate, and one or more redistribution structures. Embodiments include a cavity preformed in a cavity substrate. Various devices, such as integrated circuit dies, packages, or the like, may be placed in the cavity. Redistribution structures may also be formed.Type: ApplicationFiled: December 1, 2023Publication date: March 28, 2024Inventors: Po-Hao Tsai, Techi Wong, Po-Yao Chuang, Shin-Puu Jeng, Meng-Wei Chou, Meng-Liang Lin
-
Patent number: 11940925Abstract: A logical-to-physical (L2P) data structure comprising a plurality of L2P table entries is maintained on the volatile memory device. Each L2P table entry comprises a block number and a page table index corresponding to the non-volatile memory device. A plurality of physical-to-logical (P2L) data structures each comprising a plurality of P2L table entries is maintained on the volatile memory device. Each of the plurality of P2L data structures corresponds to a portion of the L2P data structure.Type: GrantFiled: January 24, 2022Date of Patent: March 26, 2024Assignee: Micron Technology, Inc.Inventor: Meng Wei
-
Publication number: 20240092925Abstract: Provided is a CD5-targeting fully human antibody or an antigen-binding fragment thereof, which specifically binds to CD5 with a high affinity, has a lower immunogenicity compared to heterologous antibodies, and has a good application potential in the development of antibody drugs, cell therapy drugs, detection reagents and the like.Type: ApplicationFiled: January 12, 2022Publication date: March 21, 2024Applicant: Nanjing IASO Biotechnology Co., Ltd.Inventors: Taochao Tan, Qiaoe Wei, Xiangyin Jia, Jiayue Tan, Meng Xie, Zhenyu Dai
-
Publication number: 20240096343Abstract: This application relates to the artificial intelligence (AI) field, and specifically, to a voice quality enhancement method and a related device. The method includes: after a PNR mode is enabled, obtaining a noisy voice signal and target voice-related data, where the noisy-carrying voice signal includes a voice signal of a target user and an interfering noise signal, and the target voice-related data indicates a voice feature of the target user; and performing noise reduction on the noisy voice signal based on the target voice-related data by using a trained voice noise reduction model to obtain a noise-reduced voice signal of the target user, where the voice noise reduction model is implemented based on a neural network. In embodiments of this application, voice of a target person can be enhanced, and interference can be suppressed.Type: ApplicationFiled: November 29, 2023Publication date: March 21, 2024Inventors: Shanyi WEI, Chao WU, Yan QIU, Meng LIAO, Fan FAN, Shiqiang PENG, Bin LI, Wenbin ZHAO, Jiang LI, Haiting LI, Xueyan HUANG
-
Publication number: 20240096645Abstract: A SOI wafer is disclosed. The SOI wafer may be characterized by surface roughness of a top silicon layer of the SOI wafer is less than 4 ?, thickness uniformity of the top silicon layer is within ±1%, and a total number of particles on a surface of the top silicon layer of the SOI wafer, measured with setting of 37 nm of SPx detection threshold, is less than 100.Type: ApplicationFiled: November 23, 2023Publication date: March 21, 2024Applicants: Zing Semiconductor Corporation, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of SciencesInventors: Xing WEI, Rongwang DAI, Ziwen WANG, Minghao LI, Hongtao XU, Meng CHEN
-
Patent number: 11934027Abstract: An optical system affixed to an electronic apparatus is provided, including a first optical module, a second optical module, and a third optical module. The first optical module is configured to adjust the moving direction of a first light from a first moving direction to a second moving direction, wherein the first moving direction is not parallel to the second moving direction. The second optical module is configured to receive the first light moving in the second moving direction. The first light reaches the third optical module via the first optical module and the second optical module in sequence. The third optical module includes a first photoelectric converter configured to transform the first light into a first image signal.Type: GrantFiled: June 21, 2022Date of Patent: March 19, 2024Assignee: TDK TAIWAN CORP.Inventors: Chao-Chang Hu, Chih-Wei Weng, Chia-Che Wu, Chien-Yu Kao, Hsiao-Hsin Hu, He-Ling Chang, Chao-Hsi Wang, Chen-Hsien Fan, Che-Wei Chang, Mao-Gen Jian, Sung-Mao Tsai, Wei-Jhe Shen, Yung-Ping Yang, Sin-Hong Lin, Tzu-Yu Chang, Sin-Jhong Song, Shang-Yu Hsu, Meng-Ting Lin, Shih-Wei Hung, Yu-Huai Liao, Mao-Kuo Hsu, Hsueh-Ju Lu, Ching-Chieh Huang, Chih-Wen Chiang, Yu-Chiao Lo, Ying-Jen Wang, Shu-Shan Chen, Che-Hsiang Chiu
-
Patent number: 11935841Abstract: A semiconductor package structure and a method for manufacturing a semiconductor package structure are provided. The semiconductor package structure includes a device package and a shielding layer. The device package includes an electronic device unit and has a first surface, a second surface opposite to the first surface, and a third surface connecting the first surface to the second surface. The shielding layer is disposed on the first surface and the second surface of the device package. A common edge of the second surface and the third surface includes a first portion exposed from the shielding layer by a first length, and a common edge of the first surface and the third surface includes a second portion exposed from the shielding layer by a second length that is different from the first length.Type: GrantFiled: November 18, 2022Date of Patent: March 19, 2024Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Cheng-Yuan Kung, Hung-Yi Lin, Meng-Wei Hsieh, Yu-Pin Tsai
-
Publication number: 20240087902Abstract: The present disclosure is directed to methods and devices for devices including multiple die. A wafer is received having a plurality of die and a plurality of scribe lines. A dicing process is performed on the wafer. The dicing process includes identifying a first scribe line of the plurality of scribe lines, the first scribe line interposing a first die and a second die of the plurality of die; and performing a partial cut on the first scribe line. In embodiments, other scribe lines of the wafer are, during the dicing process, fully cut. After the dicing, the first die and the second die are mounted on a substrate such as an interposer. The first die and the second die are connected by a portion of the first scribe line, e.g., remaining from the partial cut, during the mounting.Type: ApplicationFiled: January 19, 2023Publication date: March 14, 2024Inventors: Chieh-Lung LAI, Meng-Liang LIN, Chun-Yueh YANG, Hsien-Wei CHEN
-
Publication number: 20240079356Abstract: An integrated circuit package includes an interposer, the interposer including: a first redistribution layer, a second redistribution layer over the first redistribution layer in a central region of the interposer, a dielectric layer over the first redistribution layer in a periphery of the interposer, the dielectric layer surrounding the second redistribution layer in a top-down view, a third redistribution layer over the second redistribution layer and the dielectric layer, and a first direct via extending through the dielectric layer. A conductive feature of the third redistribution layer is coupled to a conductive feature of the first redistribution layer through the first direct via.Type: ApplicationFiled: January 9, 2023Publication date: March 7, 2024Inventors: Hsien-Wei Chen, Chieh-Lung Lai, Meng-Liang Lin, Chun-Yueh Yang, Shin-Puu Jeng
-
Publication number: 20240078977Abstract: A display substrate and a display apparatus are disclosed. The display substrate includes a base substrate including a display region and a peripheral region located on at least one side of the display region, and a first gate drive circuit, the first gate drive circuit includes a first clock signal line, a second clock signal line and N shift register units that are cascaded; each shift register unit of the N shift register units includes a first output circuit; the first output circuit includes the first output transistor, the orthographic projection of the second clock signal line on the base substrate is located between an orthographic projection of the first output transistor on the base substrate and the orthographic projection of the first clock signal line on the base substrate. The display substrate can reduce load of the first clock signal line and the second clock signal line.Type: ApplicationFiled: July 23, 2021Publication date: March 7, 2024Applicants: Chengdu BOE Optoelectronics Technology Co., Ltd., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Binyan WANG, Cong LIU, Tianyi CHENG, Feng WEI, Meng LI, Shiqian DAI, Kaipeng SUN, Lina WANG
-
Patent number: 11923825Abstract: A semiconductor device and a method of manufacturing a semiconductor device are provided. The semiconductor device includes a carrier, an element, and a first electronic component. The element is disposed on the carrier. The first electronic component is disposed above the element. The element is configured to adjust a first bandwidth of a first signal transmitted from the first electronic component.Type: GrantFiled: July 22, 2021Date of Patent: March 5, 2024Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Cheng-Yuan Kung, Meng-Wei Hsieh
-
Publication number: 20240071947Abstract: A semiconductor package including a ring structure with one or more indents and a method of forming are provided. The semiconductor package may include a substrate, a first package component bonded to the substrate, wherein the first package component may include a first semiconductor die, a ring structure attached to the substrate, wherein the ring structure may encircle the first package component in a top view, and a lid structure attached to the ring structure. The ring structure may include a first segment, extending along a first edge of the substrate, and a second segment, extending along a second edge of the substrate. The first segment and the second segment may meet at a first corner of the ring structure, and a first indent of the ring structure may be disposed at the first corner of the ring structure.Type: ApplicationFiled: August 30, 2022Publication date: February 29, 2024Inventors: Yu-Ling Tsai, Lai Wei Chih, Meng-Tsan Lee, Hung-Pin Chang, Li-Han Hsu, Chien-Chia Chiu, Cheng-Hung Lin
-
Publication number: 20240071818Abstract: A semiconductor device and method of fabricating the same include a substrate, a first epitaxial layer, a first protection layer, and a contact etching stop layer. The substrate includes a PMOS transistor region, and the first epitaxial layer is disposed on the substrate, within the PMOS transistor region. The first protection layer is disposed on the first epitaxial layer, covering surfaces of the first epitaxial layer. The contact etching stop layer is disposed on the first protection layer and the substrate, wherein a portion of the first protection layer is exposed from the contact etching stop layer.Type: ApplicationFiled: September 22, 2022Publication date: February 29, 2024Applicant: UNITED MICROELECTRONICS CORP.Inventors: I-Wei Chi, Te-Chang Hsu, Yao-Jhan Wang, Meng-Yun Wu, Chun-Jen Huang
-
Publication number: 20240072413Abstract: An electronic device is provided. The electronic device includes an antenna array including a plurality of antenna patterns collectively configured to provide a scan-angle coverage. Each of the antenna patterns includes a curved surface.Type: ApplicationFiled: August 24, 2022Publication date: February 29, 2024Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Cheng-Yu HO, Meng-Wei HSIEH, Chih-Pin HUNG