Patents by Inventor Michael Achter
Michael Achter has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7561484Abstract: Systems and methods for extending the usable lifetime of memory cells by utilizing reference-free sampled sensing. A stimulus component applies a plurality of different stimuli to a plurality of memory cells of a memory device. A sense component senses a characteristic of each memory cell of the plurality of memory cells as a function of the applied plurality of different stimuli. An analysis component determines a logic state of each memory cell of the plurality of memory cells as a function of the sensed characteristic of each memory cell of the plurality of memory cells.Type: GrantFiled: December 13, 2007Date of Patent: July 14, 2009Assignee: Spansion LLCInventor: Michael Achter
-
Patent number: 7558101Abstract: Systems and methods for improving memory cell sensing margins by utilizing an optimal reference stimulus. A stimulus component applies a plurality of different reference stimuli to a plurality of memory cells of a memory device. A sense component senses a characteristic of each memory cell of the plurality of memory cells as a function of the serially applied plurality of different reference stimuli. An analysis component computes an optimal reference stimulus by selecting one of the plurality of different reference stimuli, the one of the plurality of different reference stimuli associated with an absolute minima of number of memory cell characteristics that changed state as a function of the applied plurality of different reference stimuli.Type: GrantFiled: December 14, 2007Date of Patent: July 7, 2009Assignee: Spansion LLCInventors: Hagop Nazarian, Michael Achter
-
Publication number: 20090154261Abstract: Systems and methods for extending the usable lifetime of memory cells by utilizing reference-free sampled sensing. A stimulus component applies a plurality of different stimuli to a plurality of memory cells of a memory device. A sense component senses a characteristic of each memory cell of the plurality of memory cells as a function of the applied plurality of different stimuli. An analysis component determines a logic state of each memory cell of the plurality of memory cells as a function of the sensed characteristic of each memory cell of the plurality of memory cells.Type: ApplicationFiled: December 13, 2007Publication date: June 18, 2009Applicant: SPANSION LLCInventor: Michael Achter
-
Publication number: 20090154260Abstract: Systems and methods for improving memory cell sensing margins by utilizing an optimal reference stimulus. A stimulus component applies a plurality of different reference stimuli to a plurality of memory cells of a memory device. A sense component senses a characteristic of each memory cell of the plurality of memory cells as a function of the serially applied plurality of different reference stimuli.Type: ApplicationFiled: December 14, 2007Publication date: June 18, 2009Applicant: SPANSION LLCInventors: Hagop Nazarian, Michael Achter
-
Patent number: 7535767Abstract: Providing differentiation between overlapping memory cell bits in multi-cell memory devices is described herein. By way of example, select groups of memory cells of the multi-cell memory devices can be iteratively disabled to render state distributions of remaining, non-disabled memory cells, non-overlapped. System components can measure distributions rendered non-overlapped to uniquely identify states of such distributions. Identified state distributions can subsequently be disabled to render other state distributions non-overlapped, and therefore identifiable. In such a manner, read errors associated with overlapped bit states of multi-cell memory devices can be mitigated.Type: GrantFiled: August 6, 2007Date of Patent: May 19, 2009Assignee: Spansion LLCInventors: Hagop Nazarian, Michael Achter
-
Publication number: 20090109721Abstract: An apparatus comprising a two or three dimensional array of a plurality of pairs of non-volatile memory (“NVM”) cells coupled to enable program and erase of the NVM cells. The plurality of pairs of NVM cells is electrically connected to word lines and bit lines. Each pair of NVM cells comprises a first memory cell and a second memory cell. The first and second memory cells comprise a first source/drain, a second source/drain, and a control gate. The first source/drain of the first memory cell is connected to one of the bit lines. The second source/drain of the first memory cell is connected to the first source/drain of the second memory cell. The second source/drain of the second memory cell is connected to another one of the bit lines. The control gates of the first and second memory cells are connected to different word lines.Type: ApplicationFiled: October 30, 2007Publication date: April 30, 2009Applicant: SPANSION LLCInventors: Hagop Nazarian, Harry Kuo, Michael Achter
-
Publication number: 20090109758Abstract: A system comprising a program component that programs one or more non-volatile memory (“NVM”) cells of an array of pairs of NVM cells using FN tunneling, an erase component that erases the one or more NVM cells of the array of pairs of NVM cells using FN tunneling, and a read component that reads the one or more NVM cells of the array of pairs of NVM cells.Type: ApplicationFiled: October 30, 2007Publication date: April 30, 2009Applicant: SPANSION LLCInventors: Hagop Nazarian, Michael Achter, Harry Kuo
-
Publication number: 20090109760Abstract: Systems and methods for improving the programming of memory devices. A pulse component applies different programming pulses to a memory cell. An analysis component measures values of one or more characteristics of the memory cell as a function of the applied different programming pulses. A computation component computes the applied different programming pulses as a function of the measured values of the one or more characteristics of the memory cell. The analysis component measures one or more values of the one or more characteristics of the memory cell, the computation component computes one or more programming pulses as a function of the one or more measured values of the one or more characteristics of the memory cell, and the pulse component applies the one or more programming pulses to the memory cell.Type: ApplicationFiled: October 30, 2007Publication date: April 30, 2009Applicant: SPANSION LLCInventors: Hagop Nazarian, Michael Achter, Harry Kuo
-
Patent number: 7498849Abstract: A sense amplifier includes a reference voltage generator for generating a reference output voltage and a core output voltage generator for generating a core output voltage. The core output voltage generator includes a core front-end stage and a core back-end stage or includes a plurality of amplifier transistors each conducting a portion of a core current through a current conducting device such as core cell. The sizes and/or connections of transistors of such components result in high voltage swing and thus high sensitivity of the sense amplifier.Type: GrantFiled: November 15, 2007Date of Patent: March 3, 2009Assignee: Spansion LLCInventors: Takao Akaogi, Sameer Wadhwa, Michael Achter, Bhimachar Venkatesh
-
Publication number: 20090040839Abstract: Providing differentiation between overlapping memory cell bits in multi-cell memory devices is described herein. By way of example, select groups of memory cells of the multi-cell memory devices can be iteratively disabled to render state distributions of remaining, non-disabled memory cells, non-overlapped. System components can measure distributions rendered non-overlapped to uniquely identify states of such distributions. Identified state distributions can subsequently be disabled to render other state distributions non-overlapped, and therefore identifiable. In such a manner, read errors associated with overlapped bit states of multi-cell memory devices can be mitigated.Type: ApplicationFiled: August 6, 2007Publication date: February 12, 2009Applicant: SPANSION LLCInventors: Hagop Nazarian, Michael Achter
-
Publication number: 20080225607Abstract: Providing distinction between overlapping threshold levels of one or more multi-cell memory devices is described herein. By way of example, a system can include a sensing component that can measure a level associated with a first memory cell. The system can also include a comparison component that can compare the measured level associated with the first memory cell level to non-overlapping threshold levels, wherein such measurement can be used to determine a unique bit level associated with a second memory cell. By way of further example, methodologies are described for accurately measuring a bit level of a first cell of a dual-cell memory device, by comparing a second cell value to non-overlapping threshold values, as measured with respect to the second reference point.Type: ApplicationFiled: March 16, 2007Publication date: September 18, 2008Applicant: SPANSION LLCInventor: Michael Achter
-
Publication number: 20080229122Abstract: Application of too much voltage to a memory cell will cause damage to the cell or even destroy the cell. Tracking current that arises from an application of voltage upon a memory cell allows for minimization of damage upon the memory cell. If there is a change in current, then the voltage application can be accordingly changed.Type: ApplicationFiled: March 16, 2007Publication date: September 18, 2008Applicant: SPANSION LLCInventor: Michael Achter
-
Publication number: 20080225596Abstract: Flash memory devices have a plurality of memory cells that can be erased and programmed. Performing a voltage verification check allows a for an appropriate state-change voltage to be applied to the flash memory device. The appropriate state-change voltage is determined though accessing a look-up table. Using an appropriate state-change voltage allows a cell to operate with more overall programming cycles.Type: ApplicationFiled: March 16, 2007Publication date: September 18, 2008Applicant: SPANSION LLCInventors: Michael Achter, Hagop Nazarian
-
Patent number: 7397696Abstract: The present invention pertains to a circuit arrangement that, in one example, facilitates reading or determining an amount of current that flows through a memory cell when one or more voltages are applied to the cell. The amount of current resulting from the applied voltages is a function of the amount of charge stored within the cell, among other things, and the amount of stored charge represents information stored within the cell. As such, reading the resulting current allows data stored within the cell to be accessed and retrieved. It will be appreciated however, that use of the circuitry disclosed herein is not limited to memory applications. Rather, it can be used in any application where current sensing is required along with a regulated supply voltage.Type: GrantFiled: December 28, 2004Date of Patent: July 8, 2008Assignee: Spansion LLCInventors: Sameer Wadhwa, Michael Achter, Bhimachar Venkatesh
-
Publication number: 20080068046Abstract: A sense amplifier includes a reference voltage generator for generating a reference output voltage and a core output voltage generator for generating a core output voltage. The core output voltage generator includes a core front-end stage and a core back-end stage or includes a plurality of amplifier transistors each conducting a portion of a core current through a current conducting device such as core cell. The sizes and/or connections of transistors of such components result in high voltage swing and thus high sensitivity of the sense amplifier.Type: ApplicationFiled: November 15, 2007Publication date: March 20, 2008Inventors: Takao Akaogi, Sameer Wadhwa, Michael Achter, Bhimachar Venkatesh
-
Patent number: 7312641Abstract: A sense amplifier includes a reference voltage generator for generating a reference output voltage and a core output voltage generator for generating a core output voltage. The core output voltage generator includes a core front-end stage and a core back-end stage or includes a plurality of amplifier transistors each conducting a portion of a core current through a current conducting device such as core cell. The sizes and/or connections of transistors of such components result in high voltage swing and thus high sensitivity of the sense amplifier.Type: GrantFiled: December 28, 2004Date of Patent: December 25, 2007Assignee: Spansion LLCInventors: Takao Akaogi, Sameer Wadhwa, Michael Achter, Bhimachar Venkatesh
-
Publication number: 20060139062Abstract: A sense amplifier includes a reference voltage generator for generating a reference output voltage and a core output voltage generator for generating a core output voltage. The core output voltage generator includes a core front-end stage and a core back-end stage or includes a plurality of amplifier transistors each conducting a portion of a core current through a current conducting device such as core cell. The sizes and/or connections of transistors of such components result in high voltage swing and thus high sensitivity of the sense amplifier.Type: ApplicationFiled: December 28, 2004Publication date: June 29, 2006Inventors: Takao Akaogi, Sameer Wadhwa, Michael Achter, Bhimachar Venkatesh
-
Patent number: 6819612Abstract: A sense amplifier circuit. Specifically, a sample and hold sense amplifier circuit that is capable of sampling and holding a reference voltage comprises a reference voltage sampler circuit coupled to a cross-coupled inverter latch. The reference voltage sampler circuit is coupled to a bitline associated with a memory cell. The reference voltage is sampled from a precharge voltage taken off the bitline, and is used to read a state on a memory cell. The cross-coupled inverter latch is also coupled to the bitline, and is used for amplifying a voltage difference between an output voltage from the cross-coupled inverter latch and the reference voltage. The output voltage is based on a static bitline voltage from the bitline.Type: GrantFiled: March 13, 2003Date of Patent: November 16, 2004Assignee: Advanced Micro Devices, Inc.Inventor: Michael Achter
-
Patent number: 6778437Abstract: According to one embodiment, the memory circuit comprises a memory sector having a plurality of memory cells. Each of the plurality of memory cells has a gate connected to a corresponding word line, where each corresponding word line is further connected to an output of a corresponding decoding circuit. Each corresponding decoding circuit receives a corresponding vertical word line signal, a corresponding global word line signal, and a corresponding sector supply voltage. The corresponding sector supply voltage is capable of supplying an erase voltage, such as −9 V for a negative gate erase memory device, for example. With this arrangement, the corresponding decoding circuit is capable of selectively excluding the corresponding word line from receiving the erase voltage during the erase operation.Type: GrantFiled: August 7, 2003Date of Patent: August 17, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Michael Achter, Xin Guo
-
Patent number: 6768679Abstract: A selection circuit for sensing current in a target cell during a memory read operation is disclosed. According to one embodiment, the selection circuit comprises a sensing circuit selector connected to a sensing circuit and a ground selector connected to ground. The ground selector connects a first bit line of the target cell to ground, and the sensing circuit selector connects a second bit line of the target cell to the sensing circuit. The sensing circuit selector also connects a third bit line of a first neighboring cell to the sensing circuit. The first neighboring cell shares the second bit line with the target cell.Type: GrantFiled: February 10, 2003Date of Patent: July 27, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Binh Q. Le, Michael Achter, Lee Cleveland, Pauling Chen