Patents by Inventor Michael G. Amaro
Michael G. Amaro has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11552565Abstract: A switch-mode power supply circuit includes a low-side switching transistor, a high-side switching transistor, a low-side current sensing circuit, and a gate driver circuit. The low-side current sensing circuit is coupled to the low-side switching transistor and is configured to sense a current flowing through the low-side switching transistor. The gate driver circuit is coupled to the low-side current sensing circuit and the high-side switching transistor. The gate driver circuit is configured to generate a signal having a first drive strength to switch the high-side switching transistor based on current flowing through the low-side switching transistor being less than a threshold current, and to generate a signal having a second drive strength to switch the high-side switching transistor based on current flowing through the low-side switching transistor being greater than the threshold current. The first drive strength is greater than the second drive strength.Type: GrantFiled: April 28, 2020Date of Patent: January 10, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Saurav Bandyopadhyay, Thomas Matthew LaBella, Huy Le Nhat Nguyen, Michael G. Amaro, Robert Allan Neidorff
-
Patent number: 11211865Abstract: A series capacitor buck converter includes a first half-bridge circuit including a first high side power switch (HSA) and first low side power switch (LSA) connected in series having a first switching node (SWA) therebetween which drives a first output inductor, a second half-bridge circuit including a second HS power switch (HSB) and second LS power switch (LSB) connected in series having a second switching node (SWB) therebetween which drives a second output inductor. A transfer capacitor (Ct) is connected in series with HSA and LSA and between the first and second half-bridge circuits. A first current source is coupled for precharging Ct with a charging current (I_in) and a second current source is coupled to Ct for providing an output current (I_out). A feedback network providing negative feedback forces I_out to match I_in.Type: GrantFiled: February 24, 2020Date of Patent: December 28, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Joseph Maurice Khayat, Sergio Carlo-Rodriquez, Michael G. Amaro, Ramanathan Ramani, Pradeep S. Shenoy
-
Patent number: 11038421Abstract: Timing circuitry causes: a first closed signal on a first switch control output before a signal on a second switch control output changes from a second closed signal to a first open signal; the first switch control output to provide a second open signal after a first selected time after the second switch control output changes from the second closed signal to the first open signal; and a third switch control output to provide a third closed signal a second selected time after the first switch control output changes from the first closed signal to a third open signal. A beginning of the first closed signal to a beginning of the first open signal is based on a later of: a current through a switch connected to the second switch control output exceeding a threshold current; and a clocked time after the beginning of the first closed signal.Type: GrantFiled: October 31, 2019Date of Patent: June 15, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Thomas Matthew LaBella, Michael G. Amaro, Jeffrey Anthony Morroni
-
Patent number: 11018582Abstract: A circuit includes a first transistor and a second transistor coupled to the first transistor at a switch node and to a ground node. An estimator circuit receives a first signal to control an on and off state of the first transistor. The estimator circuit generates a second signal to control the on and off state of the second transistor. The second signal has a pulse width based on a pulse width of the first signal. A clocked comparator includes a clock input, a first input, and a second input. The first input receives a voltage indicative of a voltage of the switch node. The second input is coupled to a ground node. The clock input receives a third signal indicative of the second signal. The clocked comparator generates a comparator output signal. The estimator circuit adjusts the pulse width of the second signal based on the comparator output signal.Type: GrantFiled: April 30, 2019Date of Patent: May 25, 2021Assignee: Texas Instruments IncorporatedInventors: Saurav Bandyopadhyay, Michael G. Amaro, Michael Thomas DiRenzo, Thomas Matthew LaBella, Robert Allan Neidorff
-
Publication number: 20210050782Abstract: A switch-mode power supply circuit includes a low-side switching transistor, a high-side switching transistor, a low-side current sensing circuit, and a gate driver circuit. The low-side current sensing circuit is coupled to the low-side switching transistor and is configured to sense a current flowing through the low-side switching transistor. The gate driver circuit is coupled to the low-side current sensing circuit and the high-side switching transistor. The gate driver circuit is configured to generate a signal having a first drive strength to switch the high-side switching transistor based on current flowing through the low-side switching transistor being less than a threshold current, and to generate a signal having a second drive strength to switch the high-side switching transistor based on current flowing through the low-side switching transistor being greater than the threshold current. The first drive strength is greater than the second drive strength.Type: ApplicationFiled: April 28, 2020Publication date: February 18, 2021Inventors: Saurav Bandyopadhyay, Thomas Matthew LaBella, Huy Le Nhat Nguyen, Michael G. Amaro, Robert Allan Neidorff
-
Publication number: 20200195143Abstract: A series capacitor buck converter includes a first half-bridge circuit including a first high side power switch (HSA) and first low side power switch (LSA) connected in series having a first switching node (SWA) therebetween which drives a first output inductor, a second half-bridge circuit including a second HS power switch (HSB) and second LS power switch (LSB) connected in series having a second switching node (SWB) therebetween which drives a second output inductor. A transfer capacitor (Ct) is connected in series with HSA and LSA and between the first and second half-bridge circuits. A first current source is coupled for precharging Ct with a charging current (I_in) and a second current source is coupled to Ct for providing an output current (I_out). A feedback network providing negative feedback forces I_out to match I_in.Type: ApplicationFiled: February 24, 2020Publication date: June 18, 2020Inventors: Joseph Maurice Khayat, Sergio Carlo-Rodriquez, Michael G. Amaro, Ramanathan Ramani, Pradeep S. Shenoy
-
Publication number: 20200136508Abstract: A circuit includes a first transistor and a second transistor coupled to the first transistor at a switch node and to a ground node. An estimator circuit receives a first signal to control an on and off state of the first transistor. The estimator circuit generates a second signal to control the on and off state of the second transistor. The second signal has a pulse width based on a pulse width of the first signal. A clocked comparator includes a clock input, a first input, and a second input. The first input receives a voltage indicative of a voltage of the switch node. The second input is coupled to a ground node. The clock input receives a third signal indicative of the second signal. The clocked comparator generates a comparator output signal. The estimator circuit adjusts the pulse width of the second signal based on the comparator output signal.Type: ApplicationFiled: April 30, 2019Publication date: April 30, 2020Inventors: Saurav Bandyopadhyay, Michael G. Amaro, Michael Thomas DiRenzo, Thomas Matthew LaBella, Robert Allan Neidorff
-
Patent number: 10615692Abstract: A series capacitor buck converter includes a first half-bridge circuit including a first high side power switch (HSA) and first low side power switch (LSA) connected in series having a first switching node (SWA) therebetween which drives a first output inductor, a second half-bridge circuit including a second HS power switch (HSB) and second LS power switch (LSB) connected in series having a second switching node (SWB) therebetween which drives a second output inductor. A transfer capacitor (Ct) is connected in series with HSA and LSA and between the first and second half-bridge circuits. A first current source is coupled for precharging Ct with a charging current (I_in) and a second current source is coupled to Ct for providing an output current (I_out). A feedback network providing negative feedback forces I_out to match I_in.Type: GrantFiled: June 27, 2014Date of Patent: April 7, 2020Assignee: Texas Instruments IncorporatedInventors: Joseph Maurice Khayat, Sergio Carlo-Rodriquez, Michael G. Amaro, Ramanathan Ramani, Pradeep S. Shenoy
-
Publication number: 20200067410Abstract: Timing circuitry causes: a first closed signal on a first switch control output before a signal on a second switch control output changes from a second closed signal to a first open signal; the first switch control output to provide a second open signal after a first selected time after the second switch control output changes from the second closed signal to the first open signal; and a third switch control output to provide a third closed signal a second selected time after the first switch control output changes from the first closed signal to a third open signal. A beginning of the first closed signal to a beginning of the first open signal is based on a later of: a current through a switch connected to the second switch control output exceeding a threshold current; and a clocked time after the beginning of the first closed signal.Type: ApplicationFiled: October 31, 2019Publication date: February 27, 2020Inventors: Thomas Matthew LaBella, Michael G. Amaro, Jeffrey Anthony Morroni
-
Patent number: 10468987Abstract: Timing circuitry causes: a first closed signal on a first switch control output before a signal on a second switch control output changes from a second closed signal to a first open signal; the first switch control output to provide a second open signal after a first selected time after the second switch control output changes from the second closed signal to the first open signal; and a third switch control output to provide a third closed signal a second selected time after the first switch control output changes from the first closed signal to a third open signal. A beginning of the first closed signal to a beginning of the first open signal is based on a later of: a current through a switch connected to the second switch control output exceeding a threshold current; and a clocked time after the beginning of the first closed signal.Type: GrantFiled: January 7, 2019Date of Patent: November 5, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Thomas Matthew LaBella, Michael G. Amaro, Jeffrey Anthony Morroni
-
Publication number: 20190140541Abstract: Timing circuitry causes: a first closed signal on a first switch control output before a signal on a second switch control output changes from a second closed signal to a first open signal; the first switch control output to provide a second open signal after a first selected time after the second switch control output changes from the second closed signal to the first open signal; and a third switch control output to provide a third closed signal a second selected time after the first switch control output changes from the first closed signal to a third open signal. A beginning of the first closed signal to a beginning of the first open signal is based on a later of: a current through a switch connected to the second switch control output exceeding a threshold current; and a clocked time after the beginning of the first closed signal.Type: ApplicationFiled: January 7, 2019Publication date: May 9, 2019Inventors: Thomas Matthew LaBella, Michael G. Amaro, Jeffrey Anthony Morroni
-
Patent number: 10177658Abstract: Described examples include a method of controlling a power converter including executing a plurality of cycles. Each cycle includes turning on a first switch during a first period, the first switch coupled between a power supply and an output inductance; turning on a second switch during a second period, the second switch coupled between an output inductance and ground; turning on a third switch at a first time during the second period, the third switch coupled between the power supply and an auxiliary inductance; and turning on a fourth switch on at a third time after the second time, the fourth switch coupled the auxiliary inductance and ground. The second period ends at a third time period after the first time based on a later of an overlap time and a current through a switch connected to the second switch current handling terminal exceeding a threshold current.Type: GrantFiled: November 14, 2016Date of Patent: January 8, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Thomas Matthew LaBella, Michael G. Amaro, Jeffrey Anthony Morroni
-
Publication number: 20170302177Abstract: Described examples include a method of controlling a power converter including executing a plurality of cycles. Each cycle includes turning on a first switch during a first period, the first switch coupled between a power supply and an output inductance; turning on a second switch during a second period, the second switch coupled between an output inductance and ground; turning on a third switch at a first time during the second period, the third switch coupled between the power supply and an auxiliary inductance; and turning on a fourth switch on at a third time after the second time, the fourth switch coupled the auxiliary inductance and ground. The second period ends at a third time period after the first time based on a later of an overlap time and a current through a switch connected to the second switch current handling terminal exceeding a threshold current.Type: ApplicationFiled: November 14, 2016Publication date: October 19, 2017Inventors: Thomas Matthew LaBella, Michael G. Amaro, Jeffrey Anthony Morroni
-
Patent number: 9654003Abstract: In a method arrangement, providing a zero voltage transition circuit including an input node, an output node, a switch node, an output inductor coupling the switch node and output node, an output capacitor coupling the output node and ground, a first switch coupling the input node and switch node, a second switch coupling switch node and ground, a first auxiliary switch coupling the input node to an auxiliary node, a second auxiliary switch coupling the auxiliary node to ground, and an auxiliary inductor coupling the auxiliary node to the switch node; closing the first auxiliary switch to couple the input to the auxiliary node; subsequently, when a current is below a cutoff threshold, opening the second switch; after a first delay period, opening the first auxiliary switch and closing the second auxiliary switch; and after a second delay period, closing the first switch. Apparatus and additional method arrangements are disclosed.Type: GrantFiled: December 29, 2015Date of Patent: May 16, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Thomas Matthew LaBella, Michael G. Amaro, Jeffrey Anthony Morroni
-
Patent number: 9548648Abstract: A power converter includes at least a first phase including a high-side MOSFET transistor (HSA) and a low-side (LS) MOSFET transistor (LSA) driving a first output inductor. The first phase further includes an active gate drive assist circuit including first MOSFET switch (first switch) and second MOSFET switch (second switch) positioned in series between a source of HSA and a drain of LSA. A capacitor (CS) is between the source of HSA and drain of LSA. A bootstrap capacitor (CA) having a reference terminal is connected to a node between the first switch and the second switch.Type: GrantFiled: June 27, 2014Date of Patent: January 17, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Michael G. Amaro, Joseph Maurice Khayat, Pradeep S. Shenoy
-
Patent number: 9306458Abstract: A power circuit combination includes a series capacitor buck converter including a first half-bridge including a first high side power switch (HSA), first low side power switch (LSA) and a second half-bridge. A transfer capacitor (Ct) is connected in series with HSA and LSA, and between the first and second half-bridges. An adaptive HS driver circuit has an output coupled to a gate of HSA and includes a power supply circuit including a summing circuitry that dynamically outputs a variable power supply level (VGX) based on a fixed voltage and a voltage across Ct, a buffer driver, and a boost capacitor (CA) across the buffer driver. VGX is coupled to a positive terminal of CA. The power supply circuit is configured so that as a voltage across Ct varies, VGX adjusts so that a voltage across CA is changed less than a change in voltage across Ct.Type: GrantFiled: June 27, 2014Date of Patent: April 5, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Joseph Maurice Khayat, Ramanathan Ramani, Michael G. Amaro
-
Publication number: 20150311792Abstract: A power converter includes at least a first phase including a high-side MOSFET transistor (HSA) and a low-side (LS) MOSFET transistor (LSA) driving a first output inductor. The first phase further includes an active gate drive assist circuit including first MOSFET switch (first switch) and second MOSFET switch (second switch) positioned in series between a source of HSA and a drain of LSA. A capacitor (CS) is between the source of HSA and drain of LSA. A bootstrap capacitor (CA) having a reference terminal is connected to a node between the first switch and the second switch.Type: ApplicationFiled: June 27, 2014Publication date: October 29, 2015Inventors: MICHAEL G. AMARO, JOSEPH MAURICE KHAYAT, PRADEEP S. SHENOY
-
Publication number: 20150311793Abstract: A series capacitor buck converter includes a first half-bridge circuit including a first high side power switch (HSA) and first low side power switch (LSA) connected in series having a first switching node (SWA) therebetween which drives a first output inductor, a second half-bridge circuit including a second HS power switch (HSB) and second LS power switch (LSB) connected in series having a second switching node (SWB) therebetween which drives a second output inductor. A transfer capacitor (Ct) is connected in series with HSA and LSA and between the first and second half-bridge circuits. A first current source is coupled for precharging Ct with a charging current (I_in) and a second current source is coupled to Ct for providing an output current (I_out). A feedback network providing negative feedback forces I_out to match I_in.Type: ApplicationFiled: June 27, 2014Publication date: October 29, 2015Inventors: JOSEPH MAURICE KHAYAT, SERGIO CARLO-RODRIQUEZ, MICHAEL G. AMARO, RAMANATHAN RAMANI, PRADEEP S. SHENOY
-
Publication number: 20150311794Abstract: A power circuit combination includes a series capacitor buck converter including a first half-bridge including a first high side power switch (HSA), first low side power switch (LSA) and a second half-bridge. A transfer capacitor (Ct) is connected in series with HSA and LSA, and between the first and second half-bridges. An adaptive HS driver circuit has an output coupled to a gate of HSA and includes a power supply circuit including a summing circuitry that dynamically outputs a variable power supply level (VGX) based on a fixed voltage and a voltage across Ct, a buffer driver, and a boost capacitor (CA) across the buffer driver. VGX is coupled to a positive terminal of CA. The power supply circuit is configured so that as a voltage across Ct varies, VGX adjusts so that a voltage across CA is changed less than a change in voltage across Ct.Type: ApplicationFiled: June 27, 2014Publication date: October 29, 2015Inventors: JOSEPH MAURICE KHAYAT, RAMANATHAN RAMANI, MICHAEL G. AMARO
-
Publication number: 20150002115Abstract: A series-capacitor adaptively switched power conversion system includes, for example, a series-capacitor buck converter overlapping controller. The series-capacitor buck converter overlapping controller is arranged to provide reduced switching losses and improved system efficiency while the switched power conversion system is operating in a discontinuous conduction mode (DCM). While operating in the DCM, the series-capacitor buck converter overlapping controller generates precisely controlled frequency modulated waveforms that are adapted to independently drive control switches of one or more power converters. The series-capacitor buck converter overlapping controller is arranged to reduce (or eliminate) negative inductor current (and the associated conduction loss) that can be present in multiphase (two or more phases) series-capacitor buck converters.Type: ApplicationFiled: June 30, 2014Publication date: January 1, 2015Inventors: Pradeep S. Shenoy, Michael G. Amaro