Patents by Inventor Michael R. Seningen
Michael R. Seningen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130049805Abstract: A one-of-n storage cell for use in an N-nary dynamic logic (NDL) circuit. The storage cell may accept an input value and provide a complemented output value that corresponds to the input value. However, if an input value that corresponds to a precharge input value is received, the output value remains the previous output value. The storage cell may be implemented to accept either inverted or non-inverted one-of-n NDL signals and to provide as an output either non-inverted or inverted one-of-N NDL signals, respectively, where N is greater than two.Type: ApplicationFiled: August 23, 2011Publication date: February 28, 2013Inventors: Michael R. Seningen, Raymond C. Yeung
-
Publication number: 20120290274Abstract: Various techniques for improving performance of a goal-seeking search of a computer-simulated stochastic process are disclosed. One such technique may include generating an N-point Monte Carlo simulation of a stochastic model, such as a model representative of a digital electronic circuit, and selecting a subset of M points from the N-point Monte Carlo simulation, where M is less than N. The technique may further include searching the subset of M points to identify a target value, wherein said searching comprises generating one or more M-point Monte Carlo simulations of the stochastic model; and checking the target value, wherein said checking comprises generating an additional N-point Monte Carlo simulation of the stochastic model dependent on results of searching the subset of M points.Type: ApplicationFiled: February 22, 2012Publication date: November 15, 2012Inventor: Michael R. Seningen
-
Publication number: 20110202805Abstract: A scannable pulse dynamic logic gate may include an evaluation network that evaluates dynamic inputs in response to assertion of an evaluate pulse. The evaluate pulse may be generated from a clock signal such that it is shorter in duration than the clock signal. During a normal mode of operation, when the evaluate pulse is asserted, the evaluation network may discharge a dynamic node depending on the state of the dynamic inputs. The resultant state of the dynamic node may be stored within an output storage element. When the evaluate pulse is deasserted, the dynamic node may be precharged. During a scan mode of operation, the dynamic node may remain precharged. Scan data may be transferred to the output storage element under the control of scan-related control signals.Type: ApplicationFiled: February 14, 2011Publication date: August 18, 2011Inventors: Michael R. Seningen, Michael E. Runas
-
Publication number: 20110202810Abstract: A scannable pulse dynamic logic gate may include an evaluation network that evaluates dynamic inputs in response to assertion of an evaluate pulse. The evaluate pulse may be generated from a clock signal such that it is shorter in duration than the clock signal. During a normal mode of operation, when the evaluate pulse is asserted, the evaluation network may discharge a dynamic node depending on the state of the dynamic inputs. The dynamic node may then drive output device(s). When the evaluate pulse is deasserted, the dynamic node may be precharged. The gate may also include scan input devices, which, during a scan mode of operation, may load scan input data onto the output node in response to assertion of a scan master clock. A storage element of the gate may receive and capture a value of the output node in response to assertion of a slave scan clock.Type: ApplicationFiled: February 14, 2011Publication date: August 18, 2011Inventors: Michael R. Seningen, Michael E. Runas
-
Patent number: 6956406Abstract: A storage element (100, 200) is capable of statically storing a dynamic input signal, and providing that static signal to dynamic logic gates. The element receives at least two input logic signals (150, 170), one of which is a dynamic signal (150) that may be one wire of a 1-of-N signal used in FAST14 logic from a dynamic logic gate (72) that may be a NDL gate, and generates one or more static logic output signals (190, 192). The element, which may or may not receive a clock signal (160), holds its outputs until its dynamic input (150) switches value on a subsequent evaluate cycle and at least one other input, which may be a write enable signal (170), changes signal value. In an alternative embodiment (200), the element may not change output values until a reset signal (330) is received during a prior clock cycle.Type: GrantFiled: July 2, 2002Date of Patent: October 18, 2005Assignee: Intrinsity, Inc.Inventors: Michael R. Seningen, Terence M. Potter, James S. Blomgren
-
Patent number: 6911846Abstract: The present invention comprises a method and apparatus for an integrated circuit (IC) that uses 1 of N signals to reduce the circuit's wire to wire effective capacitance. The present invention comprises a logic tree circuit coupled to a first 1 of N input signal, a second 1 of N input signal, and a 1 of N output signal where the 1 of N signals' reduce the signal's wire to wire effective capacitance. Other embodiments of the present invention include the use of a 1 of 2 signal, a 1 of 3 signal, a 1 of 4 signal, and a 1 of 8 signal where one and one of the wires of the signal is active.Type: GrantFiled: February 5, 1998Date of Patent: June 28, 2005Assignee: Intrinsity, Inc.Inventors: James S. Blomgren, Terence M. Potter, Stephen C. Horne, Michael R. Seningen, Anthony M. Petro
-
Patent number: 6745357Abstract: A method and apparatus for random-access scan of a network 990 of dynamic logic or N-NARY logic that includes sequentially clocked precharge logic gates and one or more scan gates (900) driven by multiple overlapping clock signals generated from a clock generation circuit (904) coupled to a clock spine (902). Each clocked precharge logic gate and each scan gate include a logic tree (502) with one or more evaluate nodes, a precharge circuit (32), an evaluate circuit (36), and one or more output buffers (34). Each scan gate further includes a scan circuit (806) that accepts scan control signals (406, 408, 410, 824, and 826) and couples to one or more scan registers (416) in a RAM-like architecture. Scan control signals operate to capture the state of the output buffers of the scan gate, and to force the output buffers of the scan gate to a preselected level.Type: GrantFiled: July 9, 2001Date of Patent: June 1, 2004Assignee: Intrinsity, Inc.Inventors: David W. Chrudimsky, Stephen C. Horne, James S. Blomgren, Michael R. Seningen
-
Publication number: 20030110404Abstract: A storage element (100, 200) is capable of statically storing a dynamic input signal, and providing that static signal to dynamic logic gates. The element receives at least two input logic signals (150, 170), one of which is a dynamic signal (150) that may be one wire of a 1-of-N signal used in FAST14 logic from a dynamic logic gate (72) that may be a NDL gate, and generates one or more static logic output signals (190, 192). The element, which may or may not receive a clock signal (160), holds its outputs until its dynamic input (150) switches value on a subsequent evaluate cycle and at least one other input, which may be a write enable signal (170), changes signal value. In an alternative embodiment (200), the element may not change output values until a reset signal (330) is received during a prior clock cycle.Type: ApplicationFiled: July 2, 2002Publication date: June 12, 2003Inventors: Michael R. Seningen, Terence M. Potter, James S. Blomgren
-
Patent number: 6571378Abstract: A logic device with improved capacitance isolation and a design methodology that reduces parasitic capacitance is disclosed. The logic device includes a virtual ground node, a plurality of input signals that may be individual wires of one or more N-NARY signals, and two or more discharge paths. Each discharge path includes an evaluate node, one or more transistors gated by the input signals, and one or more intermediate nodes, one of which is coupled to the virtual ground node. In one embodiment, the discharge paths are perfectly isolated from each other for every combination of inputs. In another embodiment, intermediate nodes on discharge paths maybe electrically coupled to the evaluation path only at the intermediate node coupled to the virtual ground node.Type: GrantFiled: June 5, 2000Date of Patent: May 27, 2003Assignee: Intrinsity, Inc.Inventors: James S. Blomgren, Terence M. Potter, Stephen C. Horne, Michael R. Seningen, Anthony M. Petro
-
Patent number: 6415405Abstract: A method and apparatus for random-access scan of a network of dynamic logic or N-nary logic, wherein the network includes sequentially clocked precharge logic gates and one or more scan gates is disclosed. Each clocked precharge logic gate and each scan gate further comprise a logic tree having one or more evaluate nodes, a precharge circuit, an evaluate circuit, and one or more output buffers. Each scan gate further comprises a scan circuit that accepts scan control signals and couples to one or more scan registers in a RAM-like architecture. A scan control circuit generates scan control signals and scan timing signals which operate to capture the state of the output buffers of the scan gate and provide that state to one or more scan registers.Type: GrantFiled: December 21, 1999Date of Patent: July 2, 2002Assignee: Intrinsity, Inc.Inventors: Stephen C. Horne, James S. Blomgren, Michael R. Seningen
-
Publication number: 20010039635Abstract: A method and apparatus for random-access scan of a network 990 of dynamic logic or N-NARY logic that includes sequentially clocked precharge logic gates and one or more scan gates (900) driven by multiple overlapping clock signals generated from a clock generation circuit (904) coupled to a clock spine (902). Each clocked precharge logic gate and each scan gate include a logic tree (502) with one or more evaluate nodes, a precharge circuit (32), an evaluate circuit (36), and one or more output buffers (34). Each scan gate further includes a scan circuit (806) that accepts scan control signals (406, 408, 410, 824, and 826) and couples to one or more scan registers (416) in a RAM-like architecture. Scan control signals operate to capture the state of the output buffers of the scan gate, and to force the output buffers of the scan gate to a preselected level.Type: ApplicationFiled: July 9, 2001Publication date: November 8, 2001Inventors: David W. Chrudimsky, Stephen C. Horne, James S. Blomgren, Michael R. Seningen
-
Patent number: 6271683Abstract: A method and apparatus for random-access scan of a network of dynamic logic or N-nary logic, wherein the network includes sequentially clocked precharge logic gates and one or more scan gates is disclosed. Each clocked precharge logic gate and each scan gate further comprise a logic tree having one or more evaluate nodes, a precharge circuit, an evaluate circuit, and one or more output buffers. Each scan gate further comprises a scan circuit that accepts scan control signals and couples to one or more scan registers in a RAM-like architecture. A scan control circuit generates scan control signals and scan timing signals which operate to capture the state of the output buffers of the scan gate and provide that state to one or more scan registers.Type: GrantFiled: December 21, 1999Date of Patent: August 7, 2001Assignee: Intrinsity, Inc.Inventors: Stephen C. Horne, James S. Blomgren, Michael R. Seningen
-
Patent number: 6252425Abstract: The present invention is a method and apparatus for an N-NARY logic circuit that uses N-NARY signals. The present invention includes a shared logic tree circuit that evaluates one or more N-NARY input signals and produces an N-NARY output signal. The present invention additionally includes a first N-NARY input signal coupled to the shared logic tree circuit and a second N-NARY input signal coupled to the shared logic tree circuit. The shared logic circuit evaluates the first second and second N-NARY input signal and produces an N-NARY output signal coupled, which additionally couples to the shared logic tree circuit. The present invention uses signals that include 1 of 2 N-NARY signals, 1 of 3 N-NARY signals, 1 of 4 N-NARY signals, 1 of 8 N-NARY signals, and the general 1 of N N-NARY signals. The present invention evaluates any given function that includes the AND/NAND, OR/NOR, or XOR/Equivalence functions.Type: GrantFiled: December 10, 1999Date of Patent: June 26, 2001Assignee: Intrinsity, Inc.Inventors: James S. Blomgren, Terence M. Potter, Stephen C. Horne, Michael R. Seningen, Anthony M Petro
-
Patent number: 6211456Abstract: The present invention is a method and apparatus of routing a 1 of 4 signal to reduce the effective signal coupling between the signal wires. The present invention is a wire pack with a first, second, third, and fourth wire for routing a 1 of 4 signal in a semiconductor device. While routing the wires of the wire pack, the present invention rotates the route of each individual wire to reduce the signal coupling between the wires. Additionally, an isolation barrier borders the outside of the wire pack to further reduce the signal coupling. The rotation of the wires allow each individual wire to be adjacent to each other wire for ½ of the wire's route.Type: GrantFiled: May 6, 1998Date of Patent: April 3, 2001Assignee: Intrinsity, Inc.Inventors: Michael R. Seningen, James S. Blomgren, Terence M. Potter
-
Patent number: 6202194Abstract: The present invention is a method and apparatus of routing a 1 of N signal to reduce the effective signal coupling between the signal wires. The present invention is a wire pack with a plurality of wires for routing a 1 of N signal in a semiconductor device. While routing the wires of the wire pack, the present invention rotates the route of each individual wire to reduce the signal coupling between the wires. Additionally, an isolation barrier borders the outside of the wire pack to further reduce the signal coupling. The rotation of the wires allow each individual wire be adjacent to each other wire for part of the wire's route. Other embodiments of the present invention include routing 1 of 3 signals and 1 of 4 signals.Type: GrantFiled: May 6, 1998Date of Patent: March 13, 2001Assignee: Intrinsity, Inc.Inventors: Michael R. Seningen, James S. Blomgren, Terence M. Potter
-
Patent number: 6181596Abstract: A memory device having a sense trigger coupled to receive an address when available, and to assert a sense trigger signal to the sense trigger when the sense trigger receives the address. The memory device also has an N-NARY, or 1-of-N, input logic gate that provides additional assurance that no more than one word line is asserted when an address is decoded. The memory device also has an N-NARY, or 1-of-N, output driver logic gate that provides an output signal directly useful for providing to another (N-NARY) 1-of-N logic gate.Type: GrantFiled: December 10, 1999Date of Patent: January 30, 2001Assignee: Intrinsity, Inc.Inventors: Stephen C. Horne, Michael R. Seningen, James S. Blomgren
-
Patent number: 6124735Abstract: The present invention comprises a logic device with improved capacitance isolation and a design methodology for reducing unwanted parasitic capacitance in logic circuits. The logic device further comprises an output signal having a first internal evaluate node and a second evaluate node. Additionally, the logic device comprises a first input signal that has a first input wire and a second input wire where the first input wire corresponds to a first possible value of the first input signal and the second input wire corresponds to a second possible value of the first input signal. The logic device further comprises a first plurality of intermediate nodes that includes a first intermediate node. Additionally, the logic device includes a first plurality of transistors that further includes a first transistor coupling the first internal evaluate node to the first intermediate node and being gated by the first wire of the first input signal.Type: GrantFiled: December 10, 1998Date of Patent: September 26, 2000Assignee: Intrinsity, Inc.Inventors: James S. Blomgren, Terence M. Potter, Stephen C. Horne, Michael R. Seningen, Anthony M. Petro
-
Patent number: 6118716Abstract: A memory device having a sense trigger coupled to receive an address when available, and to assert a sense trigger signal to the sense trigger when the sense trigger receives the address. The memory device also has an N-nary, or 1-of-N, input logic gate that provides additional assurance that no more than one word line is asserted when an address is decoded. The memory device also has an N-nary, or 1-of-N, output driver logic gate that provides an output signal directly useful for providing to another (N-nary) 1-of-N logic gate.Type: GrantFiled: September 9, 1998Date of Patent: September 12, 2000Assignee: EVSX, Inc.Inventors: Stephen C. Horne, Michael R. Seningen, James S. Blomgren
-
Patent number: 6115294Abstract: The present invention is a method and apparatus for a register cell that is configured to store more than one bit of information. The cell includes a multiplexer that is configurable to select various inputs when the multiplexer is in various states. The multiplexer is configurable to select a first input when the multiplexer is in a first state, and to select a second input when the multiplexer is in a second state. The multiplexer is further configured to provide multi-bit storage data, the first input being configured to receive multi-bit data from outside the cell. An output element, such as a second multiplexer, is configured to receive a word enable. The output of the first multiplexer is delayed in a delay element, and is provided as one of the inputs to the first multiplexer.Type: GrantFiled: April 14, 1999Date of Patent: September 5, 2000Assignee: EVSX, IncInventors: James S. Blomgren, Terence M. Potter, Michael R. Seningen, Stephen C. Horne
-
Patent number: 6107835Abstract: The present invention comprises a method and apparatus for a logic circuit with constant power consumption. The logic circuit comprises a 1 of P first input signal that further comprises a plurality of wires wherein each wire of said plurality of wires has equal capacitive loading. The logic circuit additionally comprises a 1 of Q second input signal that comprises a plurality of wires wherein each wire of said plurality of wires has equal capacitive loading. A logic tree circuit couples to the first input signal and the second input signal. The logic tree circuit generates a result for a 1 of R output signal, which couples to the logic tree circuit. The 1 of R output signal comprises a plurality of wires wherein each wire of said plurality of wires has equal capacitive loading. The power consumption of the logic circuit is independent of the value of the first signal or the second signal, which results in the logic circuit having constant power consumption.Type: GrantFiled: December 10, 1998Date of Patent: August 22, 2000Assignee: Intrinsity, Inc.Inventors: James S. Blomgren, Terence M. Potter, Stephen C. Horne, Michael R. Seningen, Anthony M. Petro