Patents by Inventor Michael Shore
Michael Shore has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240124426Abstract: Disclosed herein are compounds of Formula (I), or pharmaceutically acceptable salts thereof, that are inhibitors of Polo Like Kinase 4 (PLK4). Also disclosed herein are pharmaceutical compositions comprising the compounds of Formula (I), or pharmaceutically acceptable salts thereof, and one or more pharmaceutically acceptable excipients. Further disclosed herein are methods of treating cancer in a subject in need thereof, comprising administering to the subject an amount of a compound of Formula (I), or a pharmaceutically acceptable salt thereof.Type: ApplicationFiled: August 18, 2023Publication date: April 18, 2024Inventors: Chudi NDUBAKU, Jared Thomas MOORE, Paul Anthony GIBBONS, Jae Hyuk CHANG, F. Anthony ROMERO, Xiaohui DU, Hiroyuki KAWAI, Stephane CIBLAT, Hong WANG, Vincent ALBERT, Lea CONSTANTINEAU-FORGET, Hugo de Almeida SILVA, Dilan Emine POLAT, Amit NAYYAR, Daniel Gordon Michael SHORE, Kejia WU, Joanne TAN
-
Publication number: 20240093112Abstract: A multiphase composite lubricant for a railway lubricant stick that can be used in both low and high temperature applications. The composition of the multiphase composite lubricant includes an amount of a lubricant, an amount of a thermoplastic lattice components that forms a lattice structure, and a polymer extender.Type: ApplicationFiled: October 19, 2021Publication date: March 21, 2024Applicant: NEW YORK AIR BRAKE, LLCInventors: G. Samuel Benson, Michael Stroder, Craig Shore
-
Publication number: 20240062798Abstract: An apparatus may include a refresh control circuit with multiple timing circuits. The timing circuits may be used to control steal rates, e.g., the rate of refresh time slots dedicated to healing victim word lines of row hammers. The timing circuits may be controlled to allow independent adjustment of the steal rates for different victim word lines. Thus, different victim word lines may be refreshed at different rates and the different rates may be independent of one another.Type: ApplicationFiled: September 14, 2023Publication date: February 22, 2024Inventors: Timothy B. Cowles, Jiyun Li, Beau D. Barry, Matthew D. Jenkinson, Nathaniel J. Meier, Michael A. Shore, Adam J. Grenzebach, Dennis G. Montierth
-
Patent number: 11901005Abstract: Apparatuses and methods for memory including ferroelectric memory cells and dielectric memory cells are disclosed. The apparatus includes a first memory cell including first and second ferroelectric capacitors configured to store charges representing complementary logical values, a second memory cell including first and second dielectric capacitors configured to store charges representing complementary logical values, a first bit line selectably coupled to the first ferroelectric capacitor of the first memory cell and to the first dielectric capacitor of the second memory cell, a second bit line selectably coupled to the second ferroelectric capacitor of the first memory cell and to the second dielectric capacitor of the second memory cell, and a sense amplifier coupled to the first and second bit lines.Type: GrantFiled: November 19, 2020Date of Patent: February 13, 2024Assignee: Micron Technology, Inc.Inventors: Scott J. Derner, Michael A. Shore
-
Publication number: 20240038290Abstract: Memory with partial array density security is disclosed herein. In one embodiment, an apparatus comprises a memory region including a plurality of memory rows, a plurality of memory columns, and a plurality of memory cells arranged at intersections of the plurality of memory rows and the plurality of memory columns. The plurality of memory rows includes a plurality of enabled memory rows and a plurality of disabled memory rows. Sets of one or more disabled memory rows are interleaved with enabled memory rows within the memory region. To write data to or read data from the memory region, the apparatus can be configured to access only the enabled memory rows of the memory region. The apparatus may further be configured to refresh disabled memory rows of the memory region according to a different refresh protocol from a refresh protocol used to refresh the enabled memory rows of the memory region.Type: ApplicationFiled: July 29, 2022Publication date: February 1, 2024Inventors: Michael A. Shore, Nathaniel J. Meier
-
Publication number: 20240001425Abstract: An ironing system includes a ram, a sensor system, and a punch nose. The ram includes a ram body and a ram nose, and the ram includes an inner surface that defines an inner chamber. The punch nose is connected to the ram nose via the sensor, and the sensor is configured to detect a force on the punch nose during an ironing process. An adaptor may be coupled to the inner surface of the ram, and the adaptor may support the sensor on the ram body.Type: ApplicationFiled: December 14, 2021Publication date: January 4, 2024Applicant: Novelis Inc.Inventors: Jay Michael Shores, Carlos Nobrega, Stewart Edward Hickey
-
Patent number: 11858915Abstract: Disclosed herein are compounds of Formula (I), or pharmaceutically acceptable salts thereof, that are inhibitors of Polo Like Kinase 4 (PLK4). Also disclosed herein are pharmaceutical compositions comprising the compounds of Formula (I), or pharmaceutically acceptable salts thereof, and one or more pharmaceutically acceptable excipients. Further disclosed herein are methods of treating cancer in a subject in need thereof, comprising administering to the subject an amount of a compound of Formula (I), or a pharmaceutically acceptable salt thereof.Type: GrantFiled: April 27, 2023Date of Patent: January 2, 2024Assignee: ORIC PHARMACEUTICALS, INC.Inventors: Chudi Ndubaku, Jared Thomas Moore, Paul Anthony Gibbons, Jae Hyuk Chang, F. Anthony Romero, Xiaohui Du, Hiroyuki Kawai, Stephane Ciblat, Hong Wang, Vincent Albert, Lea Constantineau-Forget, Hugo De Almeida Silva, Dilan Emine Polat, Amit Nayyar, Daniel Gordon Michael Shore, Kejia Wu, Joanne Tan
-
Publication number: 20230365537Abstract: Disclosed herein are compounds of Formula (I), or pharmaceutically acceptable salts thereof, that are inhibitors of Polo Like Kinase 4 (PLK4). Also disclosed herein are pharmaceutical compositions comprising the compounds of Formula (I), or pharmaceutically acceptable salts thereof, and one or more pharmaceutically acceptable excipients. Further disclosed herein are methods of treating cancer in a subject in need thereof, comprising administering to the subject an amount of a compound of Formula (I), or a pharmaceutically acceptable salt thereof.Type: ApplicationFiled: April 27, 2023Publication date: November 16, 2023Inventors: Chudi NDUBAKU, Jared Thomas MOORE, Paul Anthony GIBBONS, Jae Hyuk CHANG, F. Anthony ROMERO, Xiaohui DU, Hiroyuki KAWAI, Stephane CIBLAT, Hong WANG, Vincent ALBERT, Lea CONSTANTINEAU-FORGET, Hugo de Almeida SILVA, Dilan Emine POLAT, Amit NAYYAR, Daniel Gordon Michael SHORE, Kejia WU, Joanne TAN
-
Patent number: 11798610Abstract: An apparatus may include a refresh control circuit with multiple timing circuits. The timing circuits may be used to control steal rates, e.g., the rate of refresh time slots dedicated to healing victim word lines of row hammers. The timing circuits may be controlled to allow independent adjustment of the steal rates for different victim word lines. Thus, different victim word lines may be refreshed at different rates and the different rates may be independent of one another.Type: GrantFiled: June 15, 2021Date of Patent: October 24, 2023Inventors: Timothy B. Cowles, Jiyun Li, Beau D. Barry, Matthew D. Jenkinson, Nathaniel J. Meier, Michael A. Shore, Adam J. Grenzebach, Dennis G. Montierth
-
Patent number: 11670356Abstract: Apparatuses, systems, and methods for refresh address masking. A memory device may refresh word lines as part of refresh operation by cycling through the word lines in a sequence. However, it may be desirable to avoid activating certain word lines (e.g., because they are defective). Refresh masking logic for each bank may include a fuse latch which stores a selected address associated with a word line to avoid. When a refresh address is generated it may be compared to the selected address. If there is a match, a refresh stop signal may be activated, which may prevent refreshing of the word line(s).Type: GrantFiled: July 16, 2021Date of Patent: June 6, 2023Assignee: Micron Technology, Inc.Inventors: Yoshinori Fujiwara, Harish V. Gadamsetty, Gary Howe, Dennis G. Montierth, Michael A. Shore, Jason M. Johnson
-
Publication number: 20230020753Abstract: Apparatuses, systems, and methods for refresh address masking. A memory device may refresh word lines as part of refresh operation by cycling through the word lines in a sequence. However, it may be desirable to avoid activating certain word lines (e.g., because they are defective). Refresh masking logic for each bank may include a fuse latch which stores a selected address associated with a word line to avoid. When a refresh address is generated it may be compared to the selected address. If there is a match, a refresh stop signal may be activated, which may prevent refreshing of the word line(s).Type: ApplicationFiled: July 16, 2021Publication date: January 19, 2023Applicant: MICRON TECHNOLOGY, INC.Inventors: Yoshinori Fujiwara, Harish V. Gadamsetty, Gary Howe, Dennis G. Montierth, Michael A. Shore, Jason M. Johnson
-
Publication number: 20220293169Abstract: Apparatuses, systems, and methods for controller directed targeted refresh operations. A memory may be coupled to a controller. The memory may identify aggressor addresses based on sampled addresses. The addresses may be sampled based on internal timing logic of the memory and also based on a sampling command received from the controller. The memory may also receive a controller identified aggressor address from the controller. The memory may refresh one or more victim word lines of the identified (either by the memory or the controller) aggressor addresses as part of a targeted refresh operation. Victims of controller identified aggressor addresses may be refreshed before memory identified aggressor addresses.Type: ApplicationFiled: April 20, 2021Publication date: September 15, 2022Applicant: MICRON TECHNOLOGY, INC.Inventors: Nathaniel J. Meier, Michael A. Shore
-
Patent number: 11257535Abstract: Embodiments of the disclosure are drawn to apparatuses and methods for managing access counts of wordlines of a memory. Repeated access to an aggressor wordline may cause increased data degradation in nearby victim wordlines of the memory. The access count of a given wordline may be stored in counter memory cells positioned along that wordline. When the wordline is accessed, the counter memory cells may be read out to refresh circuit, which may determine the access count based on the values stored in the counter memory cells. If the access count is below a threshold, the access count may be incremented and written back to the counter memory cells. If the access count is above the threshold, the refresh circuit may signal that the accessed wordline is an aggressor, and may reset the value of the access count before writing it back to the counter memory cells.Type: GrantFiled: July 22, 2020Date of Patent: February 22, 2022Assignee: Micron Technology, Inc.Inventors: Michael A. Shore, Jiyun Li
-
Publication number: 20220008981Abstract: A can redraw and ironing system includes a ram, a punch, and a sensor system. The ram includes a ram body and a ram nose. The punch is supported on the ram nose and is configured to engage a metal blank during an ironing process. The sensor system includes a first sensor that detects a total force on the ram and a second sensor that detects a force on the ram nose.Type: ApplicationFiled: December 2, 2019Publication date: January 13, 2022Applicant: Novelis Inc.Inventors: Carlos G. W. Nobrega, Jaesuk Park, Matheus Guedes, Jay Michael Shores, Robert Lehman
-
Publication number: 20210304813Abstract: An apparatus may include a refresh control circuit with multiple timing circuits. The timing circuits may be used to control steal rates, e.g., the rate of refresh time slots dedicated to healing victim word lines of row hammers. The timing circuits may be controlled to allow independent adjustment of the steal rates for different victim word lines. Thus, different victim word lines may be refreshed at different rates and the different rates may be independent of one another.Type: ApplicationFiled: June 15, 2021Publication date: September 30, 2021Applicant: Micron Technology, Inc.Inventors: Timothy B. Cowles, Jiyun Li, Beau D. Barry, Matthew D. Jenkinson, Nathaniel J. Meier, Michael A. Shore, Adam J. Grenzebach, Dennis G. Montierth
-
Patent number: 11069384Abstract: Apparatuses and methods for compensation of sense amplifiers, for example, threshold voltage compensation, are disclosed. Prime memory sense amplifiers used for accessing prime memory and redundant memory sense amplifiers used for accessing redundant memory are concurrently compensated while determining whether a memory address is remapped from prime memory to redundant memory. Following the determination, sense amplifiers (e.g., prime memory sense amplifiers and/or redundant memory sense amplifiers) that are not used for accessing the memory corresponding to the memory address are precharged.Type: GrantFiled: April 1, 2019Date of Patent: July 20, 2021Assignee: Micron Technology, Inc.Inventors: Shinichi Miyatake, Michael A. Shore, Adam J. Grenzebach
-
Patent number: 11069393Abstract: An apparatus may include a refresh control circuit with multiple timing circuits. The timing circuits may be used to control steal rates, e.g., the rate of refresh time slots dedicated to healing victim word lines of row hammers. The timing circuits may be controlled to allow independent adjustment of the steal rates for different victim word lines. Thus, different victim word lines may be refreshed at different rates and the different rates may be independent of one another.Type: GrantFiled: June 4, 2019Date of Patent: July 20, 2021Assignee: Micron Technology, Inc.Inventors: Timothy B. Cowles, Jiyun Li, Beau D. Barry, Matthew D. Jenkinson, Nathaniel J. Meier, Michael A. Shore, Adam J. Grenzebach, Dennis G. Montierth
-
Patent number: 11011215Abstract: Methods, apparatuses, and systems related to scheduling internal operations are described. An apparatus detects a condition associated with repeated accesses to a memory address and/or region. In response to detection of the condition, the apparatus generates a scheduling output that secures a scheduled duration of inactivity for commanded operations. The apparatus initiates execution of one or more internal operations during the scheduled duration.Type: GrantFiled: December 19, 2019Date of Patent: May 18, 2021Assignee: Micron Technology, Inc.Inventors: Jonathan S. Parry, Michael A. Shore
-
Publication number: 20210074357Abstract: Apparatuses and methods for memory including ferroelectric memory cells and dielectric memory cells are disclosed. The apparatus includes a first memory cell including first and second ferroelectric capacitors configured to store charges representing complementary logical values, a second memory cell including first and second dielectric capacitors configured to store charges representing complementary logical values, a first bit line selectably coupled to the first ferroelectric capacitor of the first memory cell and to the first dielectric capacitor of the second memory cell, a second bit line selectably coupled to the second ferroelectric capacitor of the first memory cell and to the second dielectric capacitor of the second memory cell, and a sense amplifier coupled to the first and second bit lines.Type: ApplicationFiled: November 19, 2020Publication date: March 11, 2021Applicant: Micron Technology, Inc.Inventors: Scott J. Derner, Michael A. Shore
-
Patent number: 10867675Abstract: Apparatuses and methods for memory including ferroelectric memory cells and dielectric memory cells are disclosed. The apparatus includes a first memory cell including first and second ferroelectric capacitors configured to store charges representing complementary logical values, a second memory cell including first and second dielectric capacitors configured to store charges representing complementary logical values, a first bit line selectably coupled to the first ferroelectric capacitor of the first memory cell and to the first dielectric capacitor of the second memory cell, a second bit line selectably coupled to the second ferroelectric capacitor of the first memory cell and to the second dielectric capacitor of the second memory cell, and a sense amplifier coupled to the first and second bit lines.Type: GrantFiled: June 11, 2018Date of Patent: December 15, 2020Assignee: Micron Technology, Inc.Inventors: Scott J. Derner, Michael A. Shore