Patents by Inventor Michael Won
Michael Won has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11412370Abstract: A method for facilitating regulatory compliance with respect to telephony communications is provided. The method includes: assigning, to a mobile telephone, an access number; routing a communication that relates to the assigned access number to a gateway; processing the routed communication to ensure compliance with all jurisdictional regulations, including real-time call recording and short message service (SMS) capturing for compliance archival and search, applying data loss prevention (DLP) rules, and any other suitable processing; and forwarding the processed communication to the mobile telephone. A subscriber identification module (SIM) that is associated with the access number is physically installed at the gateway. The communication may be a voice communication and/or an SMS text communication.Type: GrantFiled: July 23, 2020Date of Patent: August 9, 2022Assignee: JPMORGAN CHASE BANK, N.A.Inventors: Michael Won, Troy Huber, Suresh Thankappan
-
Publication number: 20210029536Abstract: A method for facilitating regulatory compliance with respect to telephony communications is provided. The method includes: assigning, to a mobile telephone, an access number; routing a communication that relates to the assigned access number to a gateway; processing the routed communication to ensure compliance with all jurisdictional regulations, including real-time call recording and short message service (SMS) capturing for compliance archival and search, applying data loss prevention (DLP) rules, and any other suitable processing; and forwarding the processed communication to the mobile telephone. A subscriber identification module (SIM) that is associated with the access number is physically installed at the gateway. The communication may be a voice communication and/or an SMS text communication.Type: ApplicationFiled: July 23, 2020Publication date: January 28, 2021Applicant: JPMorgan Chase Bank, N.A.Inventors: Michael WON, Troy HUBER, Suresh THANKAPPAN
-
Patent number: 8405419Abstract: Embodiments of the present invention provide an inequality indication system (IIS). The IIS provides built in test support which enables evaluation, in an on-chip digital logic circuit, of digital values as inequalities, with either a single pass/fail bit expressed on a device I/O or a readable register containing inequality evaluation results. The IIS enables the movement of value evaluation onto the device (chip) using a common simple method, well suited to address/data type structures or scan based structures, instead of off-chip, which then requires tester dependent custom code. The IIS, when enabled, overrides the TDO signal to allow it to function as an inequality indicator instead of a standard test data out signal.Type: GrantFiled: September 15, 2011Date of Patent: March 26, 2013Assignee: International Business Machines CorporationInventors: Eugene Rogers Atwood, Thomas Joseph Bardsley, Victor Moy, Michael Won
-
Publication number: 20130069688Abstract: Embodiments of the present invention provide an inequality indication system (IIS). The IIS provides built in test support which enables evaluation, in an on-chip digital logic circuit, of digital values as inequalities, with either a single pass/fail bit expressed on a device I/O or a readable register containing inequality evaluation results. The IIS enables the movement of value evaluation onto the device (chip) using a common simple method, well suited to address/data type structures or scan based structures, instead of off-chip, which then requires tester dependent custom code. The IIS, when enabled, overrides the TDO signal to allow it to function as an inequality indicator instead of a standard test data out signal.Type: ApplicationFiled: September 15, 2011Publication date: March 21, 2013Applicant: INTERNATIONAL BUSINESS MACHINESInventors: Eugene Rogers Atwood, Thomas Joseph Bardsley, Victor Moy, Michael Won
-
Patent number: 7191305Abstract: A method for decoding a memory array address for an embedded DRAM (eDRAM) device is disclosed, the eDRAM device being configured for operation with an SDRAM memory manager. In an exemplary embodiment of the invention, the method includes receiving a set of row address bits from the memory manager at a first time. A set of initial column address bits is then subsequently from the memory manager at a later time. The set of initial column address bits are translated to a set of translated column address bits, and the set of row address bits and the set of translated column address bits are simultaneously used to access a desired memory location in the eDRAM device. The desired memory location in the eDRAM device has a row address corresponding to the value of the set of row address bits and a column address corresponding to the value of the set of translated column address bits.Type: GrantFiled: September 28, 2004Date of Patent: March 13, 2007Assignee: International Business Machines CorporationInventors: William D. Corti, Joseph O. Marsh, Michael Won
-
Publication number: 20050044337Abstract: A method for decoding a memory array address for an embedded DRAM (eDRAM) device is disclosed, the eDRAM device being configured for operation with an SDRAM memory manager. In an exemplary embodiment of the invention, the method includes receiving a set of row address bits from the memory manager at a first time. A set of initial column address bits is then subsequently from the memory manager at a later time. The set of initial column address bits are translated to a set of translated column address bits, and the set of row address bits and the set of translated column address bits are simultaneously used to access a desired memory location in the eDRAM device. The desired memory location in the eDRAM device has a row address corresponding to the value of the set of row address bits and a column address corresponding to the value of the set of translated column address bits.Type: ApplicationFiled: September 28, 2004Publication date: February 24, 2005Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: William Corti, Joseph Marsh, Michael Won
-
Publication number: 20050017350Abstract: A thermal conductive tape article is provided which is adhered to the surface of an integrated circuit device to dissipate heat from the device. The thermal conductive tape article is preferably corrugated and may have a number of configurations providing an expanded surface area. The corrugated tape article may also have a metal strip bonded to one or both sides of the tape article to form a single-faced or double-faced corrugated tape article. The tape article is preferably made of copper or aluminum.Type: ApplicationFiled: August 18, 2004Publication date: January 27, 2005Applicant: International Business Machines CorporationInventors: William Corti, David Long, Joseph Marsh, Francis Scanzano, Michael Won, Tsorng-Dih Yuan
-
Patent number: 6834360Abstract: An on-chip logic analysis (OCLA) system captures data processed by a signal processing logic core embedded in a single-chip-device (SOC) without interrupting operations of the signal processing logic core. The OCLA system includes a data capturing unit embedded in the SOC device to monitor the operations of the signal processing unit and determines whether the operations satisfy predetermined trigger conditions. Once the trigger condition is satisfied, the data capturing unit captures internal data from/to the signal processing unit and transfers to an external host system. The host system controls the operations of the data capturing unit. The host system provides the captured data to an user interface for testing and debugging the operations of the SOC signal processing device.Type: GrantFiled: November 16, 2001Date of Patent: December 21, 2004Assignee: International Business Machines CorporationInventors: William D. Corti, Robert Kenny, Jr., Joseph O. Marsh, Steven C. Parker, Frank X. Scanzano, Michael Won
-
Patent number: 6834334Abstract: A method for decoding a memory array address for an embedded DRAM (eDRAM) device is disclosed, the eDRAM device being configured for operation with an SDRAM memory manager. In an exemplary embodiment of the invention, the method includes receiving a set of row address bits from the memory manager at a first time. A set of initial column address bits is then subsequently from the memory manager at a later time. The set of initial column address bits are translated to a set of translated column address bits, and the set of row address bits and the set of translated column address bits are simultaneously used to access a desired memory location in the eDRAM device. The desired memory location in the eDRAM device has a row address corresponding to the value of the set of row address bits and a column address corresponding to the value of the set of translated column address bits.Type: GrantFiled: August 28, 2001Date of Patent: December 21, 2004Assignee: International Business Machines CorporationInventors: William D. Corti, Joseph O. Marsh, Michael Won
-
Publication number: 20030097615Abstract: An on-chip logic analysis (OCLA) system captures data processed by a signal processing logic core embedded in a single-chip-device (SOC) without interrupting operations of the signal processing logic core. The OCLA system includes a data capturing unit embedded in the SOC device to monitor the operations of the signal processing unit and determines whether the operations satisfy predetermined trigger conditions. Once the trigger condition is satisfied, the data capturing unit captures internal data from/to the signal processing unit and transfers to an external host system. The host system controls the operations of the data capturing unit. The host system provides the captured data to an user interface for testing and debugging the operations of the SOC signal processing device.Type: ApplicationFiled: November 16, 2001Publication date: May 22, 2003Applicant: International Business Machines CorporationInventors: William D. Corti, Robert Kenny, Joseph O. Marsh, Steven C. Parker, Frank X. Scanzano, Michael Won
-
Publication number: 20030046509Abstract: A method for decoding a memory array address for an embedded DRAM (eDRAM) device is disclosed, the eDRAM device being configured for operation with an SDRAM memory manager. In an exemplary embodiment of the invention, the method includes receiving a set of row address bits from the memory manager at a first time. A set of initial column address bits is then subsequently from the memory manager at a later time. The set of initial column address bits are translated to a set of translated column address bits, and the set of row address bits and the set of translated column address bits are simultaneously used to access a desired memory location in the eDRAM device. The desired memory location in the eDRAM device has a row address corresponding to the value of the set of row address bits and a column address corresponding to the value of the set of translated column address bits.Type: ApplicationFiled: August 28, 2001Publication date: March 6, 2003Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: William D. Corti, Joseph O. Marsh, Michael Won
-
Publication number: 20020195228Abstract: A thermal conductive tape article is provided which is adhered to the surface of an integrated circuit device to dissipate heat from the device. The thermal conductive tape article is preferably corrugated and may have a number of configurations providing an expanded surface area. The corrugated tape article may also have a metal strip bonded to one or both sides of the tape article to form a single-faced or double-faced corrugated tape article. The tape article is preferably made of copper or aluminum.Type: ApplicationFiled: June 7, 2001Publication date: December 26, 2002Applicant: International Business Machines CorporationInventors: William D. Corti, David C. Long, Joseph O. Marsh, Franics X. Scanzano, Michael Won, Tsorng-Dih Yuan