Patents by Inventor Michikazu Matsumoto
Michikazu Matsumoto has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20040175909Abstract: In a semiconductor device including a MOS transistor with a gate electrode, a dummy pattern is spaced away from both sides of the gate electrode, a first silicide layer is formed in the upper portion of the gate electrode, a second silicide layer is formed in a region between the gate electrode and the dummy pattern, and the first silicide layer has a greater thickness than the second silicide layer.Type: ApplicationFiled: March 4, 2004Publication date: September 9, 2004Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventor: Michikazu Matsumoto
-
Publication number: 20040140508Abstract: A method for fabricating a semiconductor device includes the steps of: forming a first insulating film on a semiconductor substrate; removing part of the first insulating film; forming a second insulating film having a leakage current density higher than that of the first insulating film on a region where the part of the first insulating film has been removed on the semiconductor substrate; forming an undoped semiconductor film on the first and second insulating films; implanting an impurity into part of the undoped semiconductor film, thereby defining semiconductor regions of a first conductivity type dotted as discrete islands; forming a third insulating film on the semiconductor regions of the first conductivity type and the undoped semiconductor film; and removing part of the third insulating film by wet etching. At least the second insulating film is formed under the semiconductor regions of the first conductivity type.Type: ApplicationFiled: January 8, 2004Publication date: July 22, 2004Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Naohisa Sengoku, Michikazu Matsumoto
-
Publication number: 20040110315Abstract: A wafer for charge amount evaluation having a silicon substrate and p-type regions sandwiched between a first silicon oxide film and a SA-NSG film and surrounded by an undoped silicon film is prepared and subjected to a target process for which an amount of charge is to be evaluated. Then, etching is performed by using a BHF solution. By measuring an amount of etching in the p-type region, an amount of positive charge caused by the process in the wafer can be evaluated quantitatively in an easy and convenient manner.Type: ApplicationFiled: October 15, 2003Publication date: June 10, 2004Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Naohisa Sengoku, Michikazu Matsumoto
-
Patent number: 6720241Abstract: In a method for manufacturing a semiconductor device, impurity ion is implanted into a semiconductor layer so as to form an ion implantation region in the semiconductor layer, and at least the ion implantation region is turned amorphous. Then, an insulating film is formed on the semiconductor layer at a temperature at which the ion implantation region is not crystallized, and then the semiconductor layer is annealed in a non-oxidizing atmosphere so as to activate the impurity ion implanted into the semiconductor layer.Type: GrantFiled: June 17, 2002Date of Patent: April 13, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Michikazu Matsumoto, Naohisa Sengoku, Ayumi Kobayashi
-
Patent number: 6709950Abstract: An isolation which is higher in a stepwise manner than an active area of a silicon substrate is formed. On the active area, an FET including a gate oxide film, a gate electrode, a gate protection film, sidewalls and the like is formed. An insulating film is deposited on the entire top surface of the substrate, and a resist film for exposing an area stretching over the active area, a part of the isolation and the gate protection film is formed on the insulating film. There is no need to provide an alignment margin for avoiding interference with the isolation and the like to a region where a connection hole is formed. Since the isolation is higher in a stepwise manner than the active area, the isolation is prevented from being removed by over-etch in the formation of a connection hole to come in contact with a portion where an impurity concentration is low in the active area.Type: GrantFiled: July 11, 2001Date of Patent: March 23, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Mizuki Segawa, Isao Miyanaga, Toshiki Yabu, Takashi Nakabayashi, Takashi Uehara, Kyoji Yamashita, Takaaki Ukeda, Masatoshi Arai, Takayuki Yamada, Michikazu Matsumoto
-
Patent number: 6664196Abstract: An electronic device having a component containing a refractory metal such as tungsten is cleaned by using a cleaning solution composed of an acidic solution which does not substantially contain aqueous hydrogen peroxide or an alkaline solution which does not substantially contain aqueous hydrogen peroxide.Type: GrantFiled: March 15, 2000Date of Patent: December 16, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yukihisa Wada, Michikazu Matsumoto
-
Patent number: 6660601Abstract: Ions of boron as a dopant are implanted using a gate electrode and an isolation film as a mask, thereby forming an ion-implanted layer as a prototype for an extended heavily doped layer. In this process step, a peak concentration of the dopant existing in the ion-implanted layer is set close to, and equal to or less than, a solid solubility at a process temperature for a first annealing process. Then, almost all of the dopant existing in the extended heavily doped layer is activated by performing the first annealing process. Thereafter, a sidewall and an ion-implanted layer as a prototype for a heavily doped source/drain layer are formed, and then the heavily doped source/drain layer is defined by performing a second RTA process.Type: GrantFiled: August 27, 2001Date of Patent: December 9, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Satoe Miyata, Hiroyuki Umimoto, Michikazu Matsumoto, Susumu Akamatsu
-
Publication number: 20030205820Abstract: An isolation which is higher in a stepwise manner than an active area of a silicon substrate is formed. On the active area, an FET including a gate oxide film, a gate electrode, a gate protection film, sidewalls and the like is formed. An insulating film is deposited on the entire top surface of the substrate, and a resist film for exposing an area stretching over the active area, a part of the isolation and the gate protection film is formed on the insulating film. There is no need to provide an alignment margin for avoiding interference with the isolation and the like to a region where a connection hole is formed. Since the isolation is higher in a stepwise manner than the active area, the isolation is prevented from being removed by over-etch in the formation of a connection hole to come in contact with a portion where an impurity concentration is low in the active area.Type: ApplicationFiled: June 5, 2003Publication date: November 6, 2003Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Mizuki Segawa, Isao Miyanaga, Toshiki Yabu, Takashi Nakabayashi, Takashi Uehara, Kyoji Yamashita, Takaaki Ukeda, Masatoshi Arai, Takayuki Yamada, Michikazu Matsumoto
-
Patent number: 6593219Abstract: A first metal film of a first metal is deposited on a silicon-containing film containing silicon as a principal constituent, and a second metal film of a nitride of a second metal is deposited on the first metal film. Thereafter, a metal film with a high melting point is deposited on the second metal film, so as to form a multi-layer film of the silicon-containing film, the first metal film, the second metal film and the metal film with a high melting point. The multi-layer film is then subjected to annealing at a temperature of 750° C. or more. In this case, the first metal is nitrided to be changed into a nitride of the first metal and a silicide layer of the first metal is not formed in a surface portion of the silicon-containing film before the annealing.Type: GrantFiled: July 30, 2001Date of Patent: July 15, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Michikazu Matsumoto, Naohisa Sengoku
-
Publication number: 20030022473Abstract: In a method for manufacturing a semiconductor device, impurity ion is implanted into a semiconductor layer so as to form an ion implantation region in the semiconductor layer, and at least the ion implantation region is turned amorphous. Then, an insulating film is formed on the semiconductor layer at a temperature at which the ion implantation region is not crystallized, and then the semiconductor layer is annealed in a non-oxidizing atmosphere so as to activate the impurity ion implanted into the semiconductor layer.Type: ApplicationFiled: June 17, 2002Publication date: January 30, 2003Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Michikazu Matsumoto, Naohisa Sengoku, Ayumi Kobayashi
-
Patent number: 6509254Abstract: After depositing a first metal film of a first metal on a silicon-containing film including silicon as a main component, a second metal film of a nitride of a second metal is deposited on the first metal film. Then, a high-melting-point metal film is deposited on the second metal film, so as to form an electrode structure including the silicon-containing film, the first metal film, the second metal film and the high-melting-point metal film. The electrode structure is then subjected to a heat treatment at 750° C. or more. The first metal film has such a thickness that the first metal is nitrided to be changed into a nitride of the first metal and a silicide layer of the first metal is not formed in a surface portion of the silicon-containing film after the heat treatment.Type: GrantFiled: October 5, 2000Date of Patent: January 21, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Michikazu Matsumoto, Naohisa Sengoku
-
Patent number: 6451690Abstract: After forming a barrier film on a silicon-containing film including silicon as a main component, a high-melting-point metal film is deposited on the barrier film, so as to form a laminated structure including the silicon-containing film, the barrier film and the high-melting-point metal film. The laminated structure is subjected to a heat treatment at a temperature of 750° C. or more. The barrier film is formed by forming a first metal film of a nitride of a metal on the silicon-containing film; forming, on the first metal film, a second metal film of the metal or the nitride of the metal with a smaller nitrogen content than the first metal film; and forming, on the second metal film, a third metal film of the nitride of the metal with a larger nitrogen content than the second metal film.Type: GrantFiled: October 5, 2000Date of Patent: September 17, 2002Assignee: Matsushita Electronics CorporationInventors: Michikazu Matsumoto, Naohisa Sengoku
-
Patent number: 6436747Abstract: After phosphorus is ion implanted into a portion of a polysilicon film, first RTA is performed. After boron is ion implanted into another portion of the polysilicon film, the polysilicon film is patterned to form a gate electrode and a resistor film. A TEOS film is deposited and patterned to form a silicidation mask having an opening corresponding to a silicidation region. Thereafter, annealing for activating boron is performed in an atmosphere containing oxygen, thereby forming oxide films on a gate electrode and on heavily doped source/drain regions in the silicidation region. The oxide films suppress out-diffusion of the impurities and inhibit the impurity ions from penetrating the gate electrode 8 during ion implantation for promoting silicidation, which is performed subsequently.Type: GrantFiled: April 18, 2000Date of Patent: August 20, 2002Assignee: Matsushita Electtric Industrial Co., Ltd.Inventors: Mizuki Segawa, Michikazu Matsumoto, Masahiro Yasumi
-
Publication number: 20020050644Abstract: The electrode structure of this invention includes a silicon-containing film containing silicon as a principal constituent; a barrier metal layer of titanium nitride rich in titanium as compared with a stoichiometric ratio formed on the silicon-containing film; and a metal film with a high melting point formed on the barrier metal layer.Type: ApplicationFiled: August 7, 2001Publication date: May 2, 2002Inventors: Michikazu Matsumoto, Naohisa Sengoku
-
Publication number: 20020048636Abstract: A first metal film of a first metal is deposited on a silicon-containing film containing silicon as a principal constituent, and a second metal film of a nitride of a second metal is deposited on the first metal film. Thereafter, a metal film with a high melting point is deposited on the second metal film, so as to form a multi-layer film of the silicon-containing film, the first metal film, the second metal film and the metal film with a high melting point. The multi-layer film is then subjected to annealing at a temperature of 750° C. or more. In this case, the first metal is nitrided to be changed into a nitride of the first metal and a silicide layer of the first metal is not formed in a surface portion of the silicon-containing film before the annealing.Type: ApplicationFiled: July 30, 2001Publication date: April 25, 2002Inventors: Michikazu Matsumoto, Naohisa Sengoku
-
Publication number: 20020025662Abstract: Ions of boron as a dopant are implanted using a gate electrode and an isolation film as a mask, thereby forming an ion-implanted layer as a prototype for an extended heavily doped layer. In this process step, a peak concentration of the dopant existing in the ion-implanted layer is set close to, and equal to or less than, a solid solubility at a process temperature for a first annealing process. Then, almost all of the dopant existing in the extended heavily doped layer is activated by performing the first annealing process. Thereafter, a sidewall and an ion-implanted layer as a prototype for a heavily doped source/drain layer are formed, and then the heavily doped source/drain layer is defined by performing a second RTA process.Type: ApplicationFiled: August 27, 2001Publication date: February 28, 2002Inventors: Satoe Miyata, Hiroyuki Umimoto, Michikazu Matsumoto, Susumu Akamatsu
-
Publication number: 20010054741Abstract: An isolation which is higher in a stepwise manner than an active area of a silicon substrate is formed. On the active area, an FET including a gate oxide film, a gate electrode, a gate protection film, sidewalls and the like is formed. An insulating film is deposited on the entire top surface of the substrate, and a resist film for exposing an area stretching over the active area, a part of the isolation and the gate protection film is formed on the insulating film. There is no need to provide an alignment margin for avoiding interference with the isolation and the like to a region where a connection hole is formed. Since the isolation is higher in a stepwise manner than the active area, the isolation is prevented from being removed by over-etch in the formation of a connection hole to come in contact with a portion where an impurity concentration is low in the active area.Type: ApplicationFiled: July 11, 2001Publication date: December 27, 2001Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO.,LTD.Inventors: Mizuki Segawa, Isao Miyanaga, Toshiki Yabu, Takashi Nakabayashi, Takashi Uehara, Kyoji Yamashita, Takaaki Ukeda, Masatoshi Arai, Takayuki Yamada, Michikazu Matsumoto
-
Patent number: 6297517Abstract: A semiconductor fabrication control monitor includes a first conducting film having a first area, a second area, a third area and a fourth area mutually connected, a first electrode, a second electrode, a third electrode and a fourth electrode all formed on a semiconductor substrate. The first electrode is formed from a second conducting film formed above the first area with an insulating film sandwiched therebetween. The second electrode is formed from the second conducting film formed above the second area with the insulating film sandwiched therebetween. The third electrode is formed from the second conducting film formed above and in direct contact with the third area. The fourth electrode is formed from the second conducting film formed above and in direct contact with the fourth area. The first electrode and the second electrode are mutually connected through a connecting part of the second conducting film, and are electrically connected to the first conducting film.Type: GrantFiled: October 16, 2000Date of Patent: October 2, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Michikazu Matsumoto, Takehiro Hirai
-
Patent number: 6281562Abstract: An isolation which is higher in a stepwise manner than an active area of a silicon substrate is formed. On the active area, an FET including a gate oxide film, a gate electrode, a gate protection film, sidewalls and the like is formed. An insulating film is deposited on the entire top surface of the substrate, and a resist film for exposing an area stretching over the active area, a part of the isolation and the gate protection film is formed on the insulating film. There is no need to provide an alignment margin for avoiding interference with the isolation and the like to a region where a connection hole is formed. Since the isolation is higher in a stepwise manner than the active area, the isolation is prevented from being removed by over-etch in the formation of a connection hole to come in contact with a portion where an impurity concentration is low in the active area.Type: GrantFiled: July 24, 1996Date of Patent: August 28, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Mizuki Segawa, Isao Miyanaga, Toshiki Yabu, Takashi Nakabayashi, Takashi Uehara, Kyoji Yamashita, Takaaki Ukeda, Masatoshi Arai, Takayuki Yamada, Michikazu Matsumoto
-
Patent number: 6214126Abstract: A silicon substrate is cleaned using a liquid mixture primarily containing ammonia and hydrogen peroxide. A liquid containing ammonia is added to the liquid mixture to maintain the concentration of ammonia in the liquid mixture applied to the silicon substrate in the range between 2.5 wt. % and 3.5 wt. %. The liquid containing ammonia is added to the liquid mixture at a constant time interval. The constant time interval is set to be equal to a time period which is necessary for the concentration of ammonia in the liquid mixture to change from a first concentration level of no more than 3.5 wt. % to a second concentration level of no less than 2.5 wt. %, the second concentration level being lower than the first concentration level. The concentration of ammonia in the liquid containing ammonia and the amount thereof to be added to the liquid mixture are adjusted so as to increase the concentration of ammonia in the liquid mixture to the first concentration level by addition thereof.Type: GrantFiled: November 7, 1996Date of Patent: April 10, 2001Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yuichi Miyoshi, Michikazu Matsumoto, Teruhito Ohnishi