Patents by Inventor Mickaël Le
Mickaël Le has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9274538Abstract: A circuit for downscaling voltage comprising: a voltage regulator; a voltage reference register configured to provide a voltage reference value; a voltage comparator configured to output a logical one if a supply voltage of the voltage regulator is greater than the voltage reference value, wherein a first input of the voltage comparator is coupled to output of the voltage regulator and a second input of the voltage comparator is coupled to output of the voltage reference register; an AND gate, where a first input of the AND gate is coupled to output of the voltage comparator and a second input of the AND gate is coupled to a voltage reference ready signal; a switch configured to close based on output of logical one from the AND gate; and a pull-down resistor configured to couple to the output of the voltage regulator only if the switch is closed.Type: GrantFiled: September 30, 2013Date of Patent: March 1, 2016Assignee: ATMEL CorporationInventors: Mickael Le Dily, Moise Carcaud
-
Patent number: 9250690Abstract: A microcontroller includes I/O pins whose respective functions are configurable by an I/O controller in accordance with user-programmable input. The availability of such configurable I/O pins is extended to low-power or power savings modes of operation during which the I/O controller is powered off or deactivated.Type: GrantFiled: September 10, 2012Date of Patent: February 2, 2016Assignee: Atmel CorporationInventors: Patrice Menard, Mickael Le Dily, Thierry Gourbilleau
-
Patent number: 9213388Abstract: A microcontroller system includes a reset delaying module that is configured to, during a power saving mode, receive and delay a reset signal from a reset source. The reset delaying module waits for a regulator ready signal from a voltage regulator because, prior to the reset signal, the voltage regulator is in a power saving mode. In response to receiving the regulator ready signal, the reset delaying module releases the reset, e.g., to a reset controller.Type: GrantFiled: March 5, 2013Date of Patent: December 15, 2015Assignee: Atmel CorporationInventors: Patrice Menard, Mickael Le Dily, Thierry Gourbilleau
-
Patent number: 9213397Abstract: A microcontroller system can operate in a number of power modes. In response to changing from a previous mode to a present mode, the microcontroller system reads a present calibration value correspond to the present mode from system configuration storage and write the present calibration value to a configuration register for a component. A logic block for the component reads the present calibration value and calibrates the component.Type: GrantFiled: March 7, 2013Date of Patent: December 15, 2015Assignee: Atmel CorporationInventors: Sebastien Jouin, Romain Oddoart, Patrice Menard, Mickael Le Dily, Thierry Gourbilleau
-
Patent number: 9189457Abstract: A method and an arrangement for distributing processor load in a data processing system while executing of block-based computing instructions, as well as a corresponding computer program and a corresponding computer-readable storage medium, which can be used to uniformly distribute the processor load in processors for periodically occurring computing operations. The block-based computing instructions are divided into blocks. Each block requires a number of time-sequential incoming input values. The number can be predetermined for each block. A particular area of application is the field of digital processing of multimedia signals, such as audio signals, video signals, and the like. For distributing the processor load in a data processing system during execution of block-based computing instructions, the operations of the computing instruction to be performed in a block are divided into at least two computing steps, and the computing steps within a block are sequentially processed.Type: GrantFiled: September 29, 2010Date of Patent: November 17, 2015Assignee: NATIVE INSTRUMENTS GMBHInventors: Mickael Le Goff, Dennis Noppeney
-
Publication number: 20150253839Abstract: A microcontroller is operable in a low-power mode and includes one or more I/O connectors, as well as an I/O controller operable to provide control signals for controlling a state of a particular one of the I/O connectors. The I/O controller is powered off or deactivated during the low-power mode. The microcontroller also includes I/O connector state control logic operable to control the state of the particular one of the I/O connectors in accordance with the control signals from the I/O controller. The I/O connector state control logic includes I/O connector state retention logic that retains states of the control signals and maintains the particular I/O connector in a corresponding state in accordance with the retained control signals while the microcontroller is in the low-power mode.Type: ApplicationFiled: May 20, 2015Publication date: September 10, 2015Inventors: Sebastien Jouin, Romain Oddoart, Patrice Menard, Mickael Le Dily, Thierry Gourbilleau
-
Patent number: 9063734Abstract: A microcontroller is operable in a low-power mode and includes one or more I/O connectors, as well as an I/O controller operable to provide control signals for controlling a state of a particular one of the I/O connectors. The I/O controller is powered off or deactivated during the low-power mode. The microcontroller also includes I/O connector state control logic operable to control the state of the particular one of the I/O connectors in accordance with the control signals from the I/O controller. The I/O connector state control logic includes I/O connector state retention logic that retains states of the control signals and maintains the particular I/O connector in a corresponding state in accordance with the retained control signals while the microcontroller is in the low-power mode.Type: GrantFiled: September 7, 2012Date of Patent: June 23, 2015Assignee: Atmel CorporationInventors: Sebastien Jouin, Romain Oddoart, Patrice Menard, Mickael Le Dily, Thierry Gourbilleau
-
Publication number: 20140089707Abstract: A microcontroller system can operate in a number of power modes. In response to changing from a previous mode to a present mode, the microcontroller system reads a present calibration value correspond to the present mode from system configuration storage and write the present calibration value to a configuration register for a component. A logic block for the component reads the present calibration value and calibrates the component.Type: ApplicationFiled: March 7, 2013Publication date: March 27, 2014Applicant: Atmel CorporationInventors: Sebastien Jouin, Romain Oddoart, Patrice Menard, Mickael Le Dily, Thierry Gourbilleau
-
Publication number: 20140089714Abstract: A microcontroller system is organized into power domains. A power manager of the microcontroller system can change the power configuration of a power domain in response to event from an event generating module without activating a processor of the microcontroller system.Type: ApplicationFiled: March 5, 2013Publication date: March 27, 2014Applicant: Atmel CorporationInventors: Frode Milch Pedersen, Ronan Barzic, Patrice Menard, Mickael Le Dily, Thierry Gourbilleau, Morten Werner Lund
-
Publication number: 20140089706Abstract: A microcontroller system includes a reset delaying module that is configured to, during a power saving mode, receive and delay a reset signal from a reset source. The reset delaying module waits for a regulator ready signal from a voltage regulator because, prior to the reset signal, the voltage regulator is in a power saving mode. In response to receiving the regulator ready signal, the reset delaying module releases the reset, e.g., to a reset controller.Type: ApplicationFiled: March 5, 2013Publication date: March 27, 2014Applicant: Atmel CorporationInventors: Patrice Menard, Mickael Le Dily, Thierry Gourbilleau
-
Publication number: 20140089708Abstract: A microcontroller system includes a power manager that is configured to, during a power saving mode, configure an interrupt delaying module to receive and hold an interrupt from an interrupt source. In response to receiving the interrupt from the interrupt source, the power manager causes the microcontroller system to exit the power saving mode. Upon exiting the power saving mode, the power manager configures the interrupt delaying module to release the interrupt.Type: ApplicationFiled: March 8, 2013Publication date: March 27, 2014Applicant: Atmel CorporationInventors: Patrice Menard, Mickael Le Dily, Thierry Gourbilleau
-
Publication number: 20140075231Abstract: A microcontroller is operable in a low-power mode and includes one or more I/O connectors, as well as an I/O controller operable to provide control signals for controlling a state of a particular one of the I/O connectors. The I/O controller is powered off or deactivated during the low-power mode. The microcontroller also includes I/O connector state control logic operable to control the state of the particular one of the I/O connectors in accordance with the control signals from the I/O controller. The I/O connector state control logic includes I/O connector state retention logic that retains states of the control signals and maintains the particular I/O connector in a corresponding state in accordance with the retained control signals while the microcontroller is in the low-power mode.Type: ApplicationFiled: September 7, 2012Publication date: March 13, 2014Applicant: ATMEL CORPORATIONInventors: Sebastien Jouin, Romain Oddoart, Patrice Menard, Mickael Le Dily, Thierry Gourbilleau
-
Publication number: 20140075066Abstract: A microcontroller includes I/O pins whose respective functions are configurable by an I/O controller in accordance with user-programmable input. The availability of such configurable I/O pins is extended to low-power or power savings modes of operation during which the I/O controller is powered off or deactivated.Type: ApplicationFiled: September 10, 2012Publication date: March 13, 2014Applicant: ATMEL CORPORATIONInventors: Patrice Menard, Mickael Le Dily, Thierry Gourbilleau
-
Publication number: 20140055105Abstract: A circuit for downscaling voltage comprising: a voltage regulator; a voltage reference register configured to provide a voltage reference value; a voltage comparator configured to output a logical one if a supply voltage of the voltage regulator is greater than the voltage reference value, wherein a first input of the voltage comparator is coupled to output of the voltage regulator and a second input of the voltage comparator is coupled to output of the voltage reference register; an AND gate, where a first input of the AND gate is coupled to output of the voltage comparator and a second input of the AND gate is coupled to a voltage reference ready signal; a switch configured to close based on output of logical one from the AND gate; and a pull-down resistor configured to couple to the output of the voltage regulator only if the switch is closed.Type: ApplicationFiled: September 30, 2013Publication date: February 27, 2014Applicant: Atmel CorporationInventors: Mickael Le Dily, Moise Carcaud
-
Publication number: 20140028380Abstract: A microcontroller includes first and second modules. The first module can operate in a mode that causes interference with operation of the second module. A control circuit on the first module and a control circuit on the second module coordinate operation of the first and second modules to prevent the interference from causing the second module to function incorrectly.Type: ApplicationFiled: August 29, 2012Publication date: January 30, 2014Applicant: ATMEL NANTES S.A.S.Inventors: Sebastien Jouin, Romain Oddoart, Mickael Le Dily, Jerome Poidevin
-
Publication number: 20140028384Abstract: A microcontroller system includes a higher power reference voltage circuit and a lower power reference voltage circuit configured to draw less power than the higher power reference voltage circuit when enabled. The system includes a power state logic controller configured to enable the lower power reference voltage circuit to provide a first regulated voltage during a power saving mode, and, on exiting the power saving mode, enable the higher power reference voltage circuit to provide a second regulated voltage.Type: ApplicationFiled: September 4, 2012Publication date: January 30, 2014Applicant: ATMEL CORPORATIONInventors: Patrice Menard, Olivier Husson, Mickael Le Dily, Thierry Gourbilleau, Marc Laurent, Stefan Schabel, Ronan Barzic
-
Publication number: 20140028278Abstract: A microcontroller system includes a main voltage regulator and a low power voltage regulator having a static current consumption less than the static current consumption of the main voltage regulator. A power state controller enables the low power voltage regulator during a power saving mode. On exiting the power saving mode, the power state controller enables the main voltage regulator and disables the low power voltage regulator after determining that the main voltage regulator is ready. The switching circuitry can be asynchronous.Type: ApplicationFiled: August 16, 2012Publication date: January 30, 2014Applicant: ATMEL CORPORATIONInventors: Frode Milch Pedersen, Patrice Menard, Mickael Le Dily, Thierry Gourbilleau, Stefan Schabel
-
Patent number: 8629796Abstract: A microcontroller includes first and second modules. The first module can operate in a mode that causes interference with operation of the second module. A control circuit on the first module and a control circuit on the second module coordinate operation of the first and second modules to prevent the interference from causing the second module to function incorrectly.Type: GrantFiled: August 29, 2012Date of Patent: January 14, 2014Assignee: Atmel CorporationInventors: Sebastien Jouin, Romain Oddoart, Mickael Le Dily, Jerome Poidevin
-
Patent number: 8575997Abstract: A circuit for downscaling voltage comprising: a voltage regulator; a voltage reference register configured to provide a voltage reference value; a voltage comparator configured to output a logical one if a supply voltage of the voltage regulator is greater than the voltage reference value, wherein a first input of the voltage comparator is coupled to output of the voltage regulator and a second input of the voltage comparator is coupled to output of the voltage reference register; an AND gate, where a first input of the AND gate is coupled to output of the voltage comparator and a second input of the AND gate is coupled to a voltage reference ready signal; a switch configured to close based on output of logical one from the AND gate; and a pull-down resistor configured to couple to the output of the voltage regulator only if the switch is closed.Type: GrantFiled: August 22, 2012Date of Patent: November 5, 2013Assignee: Atmel CorporationInventors: Mickael Le Dily, Moise Carcaud
-
Patent number: 8111749Abstract: A method is proposed for encoding/decoding an image having rectangular blocks of pixels. The image has a height of H blocks and a width of W blocks and is divided into vertical (or horizontal) bands of blocks having the height of H (or width of W) blocks. The method includes: obtaining N processors and M coprocessors, the M coprocessors distributed over S levels, N>1, S>0 and M>S; assigning the N processors Pi to N contiguous bands BPi having sizes of Ki blocks, 0?i?N?1 and ? i = 0 N - 1 ? ? K i = W ; for every level of coprocessors s, 0?s?S?1, assigning Ms coprocessors CPs,j to Ms contiguous bands having sizes of Qs,j blocks, with: ? j = 0 M s - 1 ? ? Q s , j = W ; managing sending of first, second and third start messages, and first and second verification messages to the processors and coprocessors, according to a predetermined set of rules.Type: GrantFiled: May 19, 2009Date of Patent: February 7, 2012Assignee: Envivio FranceInventors: Mathieu Muller, Thomas Guionnet, Sylvain Buriau, Mickaël Le Guerroue