Patents by Inventor Min-Gyu Sung
Min-Gyu Sung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11101183Abstract: Disclosed are methods of forming a CMOS device. One non-limiting method may include providing a gate structure atop a substrate, and forming a first spacer over the gate structure. The method may include removing the first spacer from just an upper portion of the gate structure by performing an angled reactive ion etch or angled implantation disposed at a non-zero angle of inclination with respect to a perpendicular to a plane of the substrate. The method may further include forming a second spacer over the upper portion of the gate structure and the first spacer along a lower portion of the gate structure. A thickness of the first spacer and the second spacer along the lower portion of the gate structure may be greater than a thickness of the second spacer along the upper portion of the gate structure.Type: GrantFiled: July 17, 2018Date of Patent: August 24, 2021Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Min Gyu Sung, Sony Varghese
-
Patent number: 11037788Abstract: The present disclosure relates to a method for creating regions of different device types. The substrate is divided into a first device region and a second device region. A target etch layer is formed on a substrate. A bottom mandrel layer is formed on the target etch layer. A plurality of first pillars of a top mandrel material is formed on the bottom mandrel layer in the first device region, having a first pitch. A plurality of first spacers is formed along sidewalls of each of the plurality of first pillars. An optical planarization layer (OPL) is formed over the plurality of first pillars, the plurality of first spacers, and a top surface of the bottom mandrel layer in the first device region. A plurality of second pillars of the top mandrel material is formed on the bottom mandrel layer in the second device region, having a second pitch.Type: GrantFiled: November 18, 2019Date of Patent: June 15, 2021Assignee: Applied Materials, Inc.Inventors: Min Gyu Sung, Sony Varghese
-
Patent number: 11018138Abstract: Disclosed are DRAM devices and methods of forming DRAM devices. One method may include forming a plurality of trenches and angled structures, each angled structure including a first sidewall opposite a second sidewall, wherein the second sidewall extends over an adjacent trench. The method may include forming a spacer along a bottom surface of the trench, along the second sidewall, and along the first sidewall, wherein the spacer has an opening at a bottom portion of the first sidewall. The method may include forming a drain in each of the angled structures by performing an ion implant, which impacts the first sidewall through the opening at the bottom portion of the first sidewall. The method may include removing the spacer from the first sidewall, forming a bitline over the spacer along the bottom surface of each of the trenches, and forming a series of wordlines along the angled structures.Type: GrantFiled: October 25, 2019Date of Patent: May 25, 2021Assignee: APPLIED Materials, Inc.Inventors: Sony Varghese, Min Gyu Sung
-
Publication number: 20210125994Abstract: Disclosed are DRAM devices and methods of forming DRAM devices. One method may include forming a plurality of trenches and angled structures, each angled structure including a first sidewall opposite a second sidewall, wherein the second sidewall extends over an adjacent trench. The method may include forming a spacer along a bottom surface of the trench, along the second sidewall, and along the first sidewall, wherein the spacer has an opening at a bottom portion of the first sidewall. The method may include forming a drain in each of the angled structures by performing an ion implant, which impacts the first sidewall through the opening at the bottom portion of the first sidewall. The method may include removing the spacer from the first sidewall, forming a bitline over the spacer along the bottom surface of each of the trenches, and forming a series of wordlines along the angled structures.Type: ApplicationFiled: October 25, 2019Publication date: April 29, 2021Applicant: APPLIED Materials, Inc.Inventors: Sony Varghese, Min Gyu Sung
-
Patent number: 10971403Abstract: A method for forming a semiconductor device. The method may include providing a transistor structure, where the transistor structure includes a fin array, the fin array including a plurality of semiconductor fins, disposed on a substrate. A liner may be disposed on the plurality of semiconductor fins. The method may include directing first angled ions to the fin array, wherein the liner is removed in an upper portion of the plurality of semiconductor fins, and wherein the liner remains in a lower portion of the at least one of the plurality of semiconductor fins, and wherein the upper portion comprises an active fin region to form a transistor device.Type: GrantFiled: December 13, 2019Date of Patent: April 6, 2021Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Min Gyu Sung, Naushad K. Variam, Sony Varghese, Johannes Van Meer, Jae Young Lee
-
Patent number: 10930735Abstract: A method of forming a three-dimensional transistor device. The method may include providing a fin array on a substrate, the fin array comprising a plurality of fin structures, formed from a monocrystalline semiconductor, and disposed subjacent to a hard mask layer. The method may include directing angled ions at the fin array, wherein the angled ions form a non-zero angle of incidence with respect to a perpendicular to a plane of the substrate. The angled ions may etch the plurality of fin structures to form a stack of isolated nanowires, within a given fin structure.Type: GrantFiled: February 18, 2020Date of Patent: February 23, 2021Assignee: Applied Materials, Inc.Inventors: Min Gyu Sung, Sony Varghese, Anthony Renau, Morgan Evans, Joseph C. Olson
-
Publication number: 20210050349Abstract: The present disclosure is directed to structures and processing for three-dimensional transistor devices. In some approaches, a method may include providing a plurality of fin structures formed from a substrate, the plurality of fin structures disposed subjacent to a hard mask layer, and directing angled ions at the plurality of fin structures. The angled ions may form a non-zero angle of incidence with respect to a perpendicular to a plane of the substrate, wherein the angled ions etch the plurality of fin structures to form a stack of isolated nanowires within the plurality of fin structures. The method may further include removing the hard mask layer, and forming a stopping layer over the stack of isolated nanowires.Type: ApplicationFiled: August 16, 2019Publication date: February 18, 2021Applicant: APPLIED Materials, Inc.Inventors: ANTHONY RENAU, MIN GYU SUNG, SONY VARGHESE, MORGAN EVANS, NAUSHAD K. VARIAM, TASSIE ANDERSEN
-
Patent number: 10923389Abstract: Structures for air-gap spacers in a field-effect transistor and methods for forming air-gap spacers in a field-effect transistor. A gate structure is formed on a top surface of a semiconductor body. A dielectric spacer is formed adjacent to a vertical sidewall of the gate structure. A semiconductor layer is formed on the top surface of the semiconductor body. The semiconductor layer is arranged relative to the vertical sidewall of the gate structure such that a first section of the first dielectric spacer is located in a space between the semiconductor layer and the vertical sidewall of the gate structure. A second section of the dielectric spacer that is located above a top surface of the semiconductor layer is removed. An air-gap spacer is formed in a space from which the second section of the dielectric spacer is removed.Type: GrantFiled: February 28, 2019Date of Patent: February 16, 2021Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Chanro Park, Min Gyu Sung, Hoon Kim, Ruilong Xie
-
Patent number: 10903211Abstract: The present disclosure is directed to structures and processing for three-dimensional transistor devices. In some approaches, a method may include providing a plurality of fin structures formed from a substrate, the plurality of fin structures disposed subjacent to a hard mask layer, and directing angled ions at the plurality of fin structures. The angled ions may form a non-zero angle of incidence with respect to a perpendicular to a plane of the substrate, wherein the angled ions etch the plurality of fin structures to form a stack of isolated nanowires within the plurality of fin structures. The method may further include removing the hard mask layer, and forming a stopping layer over the stack of isolated nanowires.Type: GrantFiled: August 16, 2019Date of Patent: January 26, 2021Assignee: Applied Materials, Inc.Inventors: Anthony Renau, Min Gyu Sung, Sony Varghese, Morgan Evans, Naushad K. Variam, Tassie Andersen
-
Patent number: 10854510Abstract: Aspects of the present invention relate to approaches for forming a narrow source-drain contact in a semiconductor device. A contact trench can be etched to a source-drain region of the semiconductor device. A titanium liner can be deposited in this contact trench such that it covers substantially an entirety of the bottom and walls of the contact trench. An x-metal layer can be deposited over the titanium liner on the bottom of the contact trench. A titanium nitride liner can then be formed on the walls of the contact trench. The x-metal layer prevents the nitriding of the titanium liner on the bottom of the contact trench during the formation of the nitride liner.Type: GrantFiled: August 26, 2017Date of Patent: December 1, 2020Assignee: GLOBALFOUNDRIES INC.Inventors: Min Gyu Sung, Kwanyong Lim, Hiroaki Niimi
-
Patent number: 10811304Abstract: Methods for forming semiconductor devices herein may include forming a trench in a substrate layer, wherein a hardmask is disposed atop the substrate layer, and implanting the trench at an angle relative to a top surface of the hardmask. The method may further include forming an oxide layer within the trench, wherein a thickness of the oxide layer along a bottom portion of the trench is greater than a thickness of the oxide layer along an upper portion of the trench.Type: GrantFiled: July 16, 2018Date of Patent: October 20, 2020Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Min Gyu Sung, Sony Varghese
-
Patent number: 10804156Abstract: A method of forming a three-dimensional transistor device. The method may include providing a transistor structure, where the transistor structure includes a fin assembly, a gate assembly, the gate assembly disposed over the fin assembly and comprising a plurality of gates, a liner layer, disposed over the plurality of gates, and an isolation layer, disposed subjacent the liner layer. The method may also include directing first angled ions at the transistor device, wherein a first altered liner layer is created in the liner layer, wherein, in the presence of a liner-removal etchant, the liner layer exhibits a first etch rate, the first altered liner layer exhibits a second etch rate, greater than the first etch rate.Type: GrantFiled: June 22, 2018Date of Patent: October 13, 2020Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Min Gyu Sung, Rajesh Prasad
-
Patent number: 10790395Abstract: A semiconductor device is described. The semiconductor device includes a dielectric layer oriented substantially parallelly to a substrate. The semiconductor device includes a metal layer formed on top of the dielectric layer. The semiconductor device includes a fin extending substantially orthogonally from the substrate through the dielectric layer into the metal layer. The semiconductor device includes a gate insulator deposited on top of the fins and the dielectric layer. The semiconductor device includes an optical projection lithography (OPL) material deposited on a portion of a surface area of the device to form a first covered surface area and a first exposed surface area. The semiconductor device includes a first exposed gate insulator area formed by removing the metal layer under the first exposed surface area. The semiconductor device includes a first exposed fin area formed by removing the gate insulator from the first exposed gate insulator area.Type: GrantFiled: June 12, 2018Date of Patent: September 29, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Injo Ok, Ruilong Xie, Chanro Park, Min Gyu Sung
-
Patent number: 10755965Abstract: A method of forming a semiconductor device. The method may include providing a semiconductor device structure. The semiconductor device structure may include a semiconductor fin; and a mask, disposed over the semiconductor fin, the mask defining a plurality of openings, wherein the semiconductor fin is exposed in the plurality of openings. The method may further include directing angled ions into the plurality of openings, wherein a plurality of trenches are formed in the semiconductor fin, wherein a given trench of the plurality of trenches comprises a reentrant profile.Type: GrantFiled: November 25, 2019Date of Patent: August 25, 2020Assignee: Varian Semiconductor Equipment Associates, Inc.Inventor: Min Gyu Sung
-
Patent number: 10720357Abstract: A method of forming a semiconductor device. The method may include providing a device structure, where the device structure comprises a masked portion and a cut portion. The masked portion may comprise a mask covering at least one semiconductor fin of a fin array, and the cut portion may comprise a trench, where the trench exposes a semiconductor fin region of the fin array. The method may further include providing an exposure of the trench to oxidizing ions, the oxidizing ions to transform a semiconductor material into an oxide.Type: GrantFiled: March 1, 2018Date of Patent: July 21, 2020Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Min Gyu Sung, Naushad K Variam, Sony Varghese, Johannes Van Meer, Jae Young Lee, Jun Lee
-
Patent number: 10692775Abstract: Disclosed are methods of forming a semiconductor device, such as a finFET device. One non-limiting method may include providing a semiconductor device including a substrate and a plurality of fins extending from the substrate, and forming a source trench isolation (STI) material over the semiconductor device. The method may further include recessing the STI material to reveal an upper portion of the plurality of fins, implanting the semiconductor device, and forming a capping layer over the plurality of fins and the STI material. The method may further include removing a first fin section of the plurality of fins and a first portion of the capping layer, wherein a second fin section of the plurality of fins remains following removal of the first fin section.Type: GrantFiled: November 9, 2018Date of Patent: June 23, 2020Assignee: Applied Materials, Inc.Inventors: Min Gyu Sung, Jae Young Lee, Johannes Van Meer, Sony Varghese, Naushad K. Variam
-
Patent number: 10686033Abstract: Disclosed are methods of forming a semiconductor device, such as a finFET device. One non-limiting method may include providing a semiconductor device including a substrate and a plurality of fins extending from the substrate, and forming a source trench isolation (STI) material over the semiconductor device. The method may further include performing a fin cut by removing a first fin section of the plurality of fins and a first portion of the STI material, and forming a second STI material over a second fin section of the plurality of fins, wherein the second fin section is left remaining following removal of the first fin section. The method may further include recessing the STI material and the second STI material, forming a spin-on-carbon (SOC) layer over the semiconductor device, and implanting the STI material and the second STI material through the SOC layer.Type: GrantFiled: November 9, 2018Date of Patent: June 16, 2020Assignee: Applied Materials, Inc.Inventors: Min Gyu Sung, Jae Young Lee, Johannes Van Meer, Sony Varghese, Naushad K. Variam
-
Patent number: 10685865Abstract: A method of forming a semiconductor device may include providing a semiconductor device structure. The semiconductor device structure may include semiconductor fins pitched at a fin pitch on a substrate and a mask, disposed over the semiconductor fins, the mask defining a plurality of openings. The semiconductor device structure may further include an isolation oxide disposed on the substrate, between the semiconductor fins. The method may further include directing angled ions into the at least one of the plurality of openings. The angled ions may form at least one trench between at least one pair of the semiconductor fins, in the substrate below the isolation oxide between the at least one pair of the semiconductor fins. Furthermore, a width within the substrate of the at least one trench is greater than a minimum fin pitch and greater than a width of the at least one trench above the substrate.Type: GrantFiled: July 17, 2018Date of Patent: June 16, 2020Assignee: Varian Semiconductor Equipment Associates, Inc.Inventors: Min Gyu Sung, Sony Varghese, Johannes Van Meer, John Hautala
-
Publication number: 20200185228Abstract: A method of forming a three-dimensional transistor device. The method may include providing a fin array on a substrate, the fin array comprising a plurality of fin structures, formed from a monocrystalline semiconductor, and disposed subjacent to a hard mask layer. The method may include directing angled ions at the fin array, wherein the angled ions form a non-zero angle of incidence with respect to a perpendicular to a plane of the substrate. The angled ions may etch the plurality of fin structures to form a stack of isolated nanowires, within a given fin structure.Type: ApplicationFiled: February 18, 2020Publication date: June 11, 2020Applicant: APPLIED Materials, Inc.Inventors: Min Gyu Sung, Sony Varghese, Anthony Renau, Morgan Evans, Joseph C. Olson
-
Publication number: 20200152519Abstract: Disclosed are methods of forming a semiconductor device, such as a finFET device. One non-limiting method may include providing a semiconductor device including a substrate and a plurality of fins extending from the substrate, and forming a source trench isolation (STI) material over the semiconductor device. The method may further include recessing the STI material to reveal an upper portion of the plurality of fins, implanting the semiconductor device, and forming a capping layer over the plurality of fins and the STI material. The method may further include removing a first fin section of the plurality of fins and a first portion of the capping layer, wherein a second fin section of the plurality of fins remains following removal of the first fin section.Type: ApplicationFiled: November 9, 2018Publication date: May 14, 2020Applicant: APPLIED Materials, Inc.Inventors: Min Gyu Sung, Jae Young Lee, Johannes Van Meer, Sony Varghese, Naushad K. Variam