Patents by Inventor Ming Tsai
Ming Tsai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250110291Abstract: Provided are a package structure and a method of forming the same. The package structure includes a bottom package having a first sidewall and a second sidewall opposite to each other; a hybrid path layer disposed on the bottom package, wherein the hybrid path layer comprises an optical path layer and an electrical path layer, and at least one optical path of the optical path layer extends from the first sidewall of the bottom package beyond a center of the bottom package; and a plurality of dies bonded onto the hybrid path layer.Type: ApplicationFiled: October 2, 2023Publication date: April 3, 2025Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Ming Weng, Yu-Hao Chen, Hao-Yi Tsai, An-Jhih Su, Tzuan-Horng Liu, Po-Yuan Teng, Tsung-Yuan Yu, Che-Hsiang Hsu
-
Publication number: 20250110590Abstract: A circuit, for a touch panel, comprising N touch signal processing circuits; a backup processing circuit; and a controller, coupled to the N touch signal processing circuits and the backup processing circuit, configured to determine whether one of the N touch signal processing circuits is failed and generate a determining result, and control the N touch signal processing circuits and the backup processing circuit to process N touch signals received from the touch panel to obtain N digital signals according to the determining result.Type: ApplicationFiled: October 2, 2023Publication date: April 3, 2025Applicant: HIMAX TECHNOLOGIES LIMITEDInventors: Yaw-Guang Chang, Jia-Ming He, Yi-Yang Tsai
-
Publication number: 20250110331Abstract: A lens assembly and Augmented Reality (AR) glasses, including a waveguide substrate, a wiring layer, a protective layer, an eye tracking component, and a lens. The waveguide substrate includes a first surface. The wiring layer is disposed on the first surface. The protective layer is disposed on the first surface and covering the wiring layer. The eye tracking component is disposed in the protective layer and is electrically connected with the wiring layer for tracking position of an eyeball. The lens is connected to a side of the protective layer away from the waveguide substrate. The AR glasses includes a display device and two lens assemblies. The display device is positioned between the two lens assemblies for emitting image light to the waveguide substrates of the two lens assemblies.Type: ApplicationFiled: December 29, 2023Publication date: April 3, 2025Inventors: SHIUE-LUNG CHEN, Chien-Cheng Kuo, I-Ming Cheng, Chang-Ho Chen, Ying-Hung Tsai, Chung-Wu Liu
-
Patent number: 12265678Abstract: A touch event processing circuit includes receiving circuits and an average circuit. Each of the receiving circuits includes an operation amplifier, a current processing circuit, and a touch event detection circuit. The operation amplifier receives an input signal from a touch panel, and outputs a first current signal and a second current signal. The current processing circuit processes the first current signal and the second current signal according to a first current average signal and a second current average signal, to generate a processed current signal. The touch event detection circuit detects a touch event according to the processed current signal. The average circuit receives first current signals and second current signals from the receiving circuits; performs an average operation upon the first current signals, to generate the first current average signal; and performs an average operation upon the second current signals, to generate the second current average signal.Type: GrantFiled: April 11, 2024Date of Patent: April 1, 2025Assignee: HIMAX TECHNOLOGIES LIMITEDInventors: Jia-Ming He, Yaw-Guang Chang, Yi-Yang Tsai
-
Patent number: 12266620Abstract: A manufacturing method of a flip chip package structure is provided and has following steps: providing at least one silicon substrate having a connecting surface and at least one conductive base attached to the connecting surface; arranging a graphene copper layer covering the conductive base; laminating a photoresist layer on the connecting surface, etching the photoresist layer to form a cavity corresponding to the conductive base, and a portion of the graphene copper layer corresponding to the conductive base being exposed on a bottom of the cavity; electroplating a copper material on the graphene copper layer, and the copper material being accumulated in the cavity to form a copper pillar; removing the photoresist layer and the graphene copper layer covered by the photoresist layer.Type: GrantFiled: February 29, 2024Date of Patent: April 1, 2025Assignee: AMAZING COOL TECHNOLOGY CORP.Inventors: Shiann-Tsong Tsai, Yang-Ming Shih, Hung-Yun Hsu
-
Publication number: 20250105056Abstract: The present disclosure, in some embodiments, relates to a method of forming an integrated chip structure. The method may be performed by forming a plurality of interconnect layers within a first interconnect structure disposed over an upper surface of a first semiconductor substrate. An edge trimming process is performed to remove parts of the first interconnect structure and the first semiconductor substrate along a perimeter of the first semiconductor substrate. The edge trimming process results in the first semiconductor substrate having a recessed surface coupled to the upper surface by way of an interior sidewall disposed directly over the first semiconductor substrate. A dielectric capping structure is formed onto a sidewall of the first interconnect structure after performing the edge trimming process.Type: ApplicationFiled: December 9, 2024Publication date: March 27, 2025Inventors: Chih-Hui Huang, Cheng-Hsien Chou, Cheng-Yuan Tsai, Kuo-Ming Wu, Sheng-Chan Li
-
Publication number: 20250105218Abstract: A display light engine which includes a light source module, a spectrum conversion array disposed on the light source module and a lens array is provided. The light source module includes a plurality of light-emitting components which emit light toward the spectrum conversion array. The spectrum conversion array includes a plurality of spectrum conversion components and a metal bank material. The spectrum conversion components are spaced from each other and are disposed on the light-emitting components respectively. The metal bank material is distributed between two adjacent spectrum conversion components and separates the spectrum conversion components from each other. The lens array which includes a plurality of lenses arranged in an array is disposed between the spectrum conversion array and the light source module. Those lenses are disposed on and align to the spectrum conversion components respectively.Type: ApplicationFiled: August 22, 2024Publication date: March 27, 2025Inventors: Chun-Hsiang Chan, Ching-Liang Huang, Ting-Wei Tsai, Sheng-Ming Huang
-
Patent number: 12261126Abstract: A semiconductor package includes an encapsulated semiconductor device, a backside redistribution structure, and a front side redistribution structure. The encapsulated semiconductor device includes an encapsulating material and a semiconductor device encapsulated by the encapsulating material. The backside redistribution structure is disposed on a backside of the encapsulated semiconductor device and includes a redistribution circuit layer and a first patterned dielectric layer. The redistribution circuit layer has a circuit pattern and a dummy pattern electrically insulated from the circuit pattern. The dummy pattern is overlapped with the semiconductor device from a top view of the semiconductor package. The first patterned dielectric layer is disposed on the redistribution circuit layer and includes a marking pattern disposed on the dummy pattern and revealing a part of the dummy pattern.Type: GrantFiled: January 24, 2024Date of Patent: March 25, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tsung-Hsien Chiang, Hsien-Ming Tu, Hao-Yi Tsai, Tin-Hao Kuo
-
Patent number: 12262319Abstract: A method for a base station (BS) instructing a UE to monitor a physical downlink control channel (PDCCH) for power saving signaling is disclosed. The method comprises transmitting a discontinuous reception (DRX) configuration to the UE indicating to monitor a scheduling signal on the PDCCH within a DRX active time, and transmitting a configuration to the UE for monitoring the power saving signaling on the PDCCH, instructing the UE to wake up for monitoring the scheduling signal in the DRX active time, wherein the configuration includes a time in milliseconds prior to a start of a DRX on-duration time, and instructs the UE to start monitoring the PDCCH for the power saving signaling.Type: GrantFiled: April 23, 2024Date of Patent: March 25, 2025Assignee: Hannibal IP LLCInventors: Yu-Hsin Cheng, Hsin-Hsi Tsai, Chia-Hao Yu, Chie-Ming Chou
-
Publication number: 20250093248Abstract: There is provided a smoke detector including a substrate, a light source and a light sensor. The light source and the light sensor are arranged adjacently on the substrate. The substrate is arranged with an asymmetric structure to cause an illumination region of the light source to deviate toward the light sensor thereby increasing a ratio of light intensity reflected by smoke with respect to reference light intensity.Type: ApplicationFiled: December 6, 2024Publication date: March 20, 2025Inventors: Yen-Chang Chu, Cheng-Nan Tsai, Chih-Ming Sun
-
Publication number: 20250096495Abstract: a combination socket comprises a socket surface that can accommodate multiple different specifications of IEC plugs. This socket surface has recessed grooves, socket cores, and socket holes; the surface of the socket core is equipped with live wire socket holes, neutral wire socket holes, and ground wire socket holes; the grooves include a wide groove located in front of the socket core and a narrow groove located behind the socket core.Type: ApplicationFiled: September 14, 2023Publication date: March 20, 2025Inventors: KUANG HAO LEE, Ming Tsai Wang, Chi Chu, Wei Chi Chih
-
Patent number: 12255104Abstract: A dummy gate electrode and a dummy gate dielectric are removed to form a recess between adjacent gate spacers. A gate dielectric is deposited in the recess, and a barrier layer is deposited over the gate dielectric. A first work function layer is deposited over the barrier layer. A first anti-reaction layer is formed over the first work function layer, the first anti-reaction layer reducing oxidation of the first work function layer. A fill material is deposited over the first anti-reaction layer.Type: GrantFiled: August 2, 2023Date of Patent: March 18, 2025Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chia-Ching Lee, Hsin-Han Tsai, Shih-Hang Chiu, Tsung-Ta Tang, Chung-Chiang Wu, Hung-Chin Chung, Hsien-Ming Lee, Da-Yuan Lee, Jian-Hao Chen, Chien-Hao Chen, Kuo-Feng Yu, Chia-Wei Chen, Chih-Yu Hsu
-
Patent number: 12254258Abstract: A method includes receiving a pattern layout for a mask, shrinking the pattern layout to form a shrunk pattern, determining centerlines for each of a plurality of features within the shrunk pattern, and snapping the centerline for each of the plurality of features to a grid. The grid represents a minimum resolution size of a mask fabrication tool. The method further includes, after snapping the centerline for each of the plurality of features to the grid, fabricating the mask with the shrunk pattern.Type: GrantFiled: July 27, 2023Date of Patent: March 18, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chi-Ta Lu, Chi-Ming Tsai
-
Patent number: 12255677Abstract: A detachable antenna and an electronic device are provided. The detachable antenna includes a connector, an antenna module, and a light-emitting module. The light-emitting module includes a light-emitting unit and a bias circuit. The bias circuit includes an input end, a first output end, and a second output end. The input end of the bias circuit receives a mixed signal from the connector. The mixed signal includes a communication signal and a drive signal. The first output end of the bias circuit outputs the communication signal to the antenna module. The second output end of the bias circuit outputs the drive signal to the light-emitting unit. The detachable antenna of the disclosure is integrated with the light-emitting module and receives the mixed signal from a single input end to implement communication and light emitting functions simultaneously.Type: GrantFiled: August 23, 2022Date of Patent: March 18, 2025Assignee: ASUSTeK COMPUTER INC.Inventors: Chi-Lun Huang, Jung-Huang Chiang, Hsiao-Ming Tsai, Ten-Long Deng
-
Patent number: 12255102Abstract: A first layer is formed over a substrate; a second layer is formed over the first layer; and a third layer is formed over the second layer. The first and third layers each have a first semiconductor element; the second layer has a second semiconductor element different from the first semiconductor element. The second layer has the second semiconductor element at a first concentration in a first region and at a second concentration in a second region of the second layer. A source/drain trench is formed in a region of the stack to expose side surfaces of the layers. A first portion of the second layer is removed from the exposed side surface to form a gap between the first and the third layers. A spacer is formed in the gap. A source/drain feature is formed in the source/drain trench and on a sidewall of the spacer.Type: GrantFiled: November 30, 2023Date of Patent: March 18, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Che-Lun Chang, Jiun-Ming Kuo, Ji-Yin Tsai, Yuan-Ching Peng
-
Publication number: 20250087906Abstract: An antenna-in-module includes a ground plate, three radiating elements, and two feed stubs. A first radiating element and a ground plate are arranged at an interval along a Z-axis and are disposed opposite to each other. The first radiating element and a second radiating element are arranged at an interval along an X-axis. A first gap between the first radiating element and the second radiating element extends along a Y-axis. A third radiating element and the second radiating element are arranged at an interval along the Z-axis and are disposed opposite to each other. At least a part of a first feed stub is disposed in a first aperture that includes space between the first gap and the ground plate. At least a part of a second feed stub is disposed in a second aperture that includes space between the second radiating element and the third radiating element.Type: ApplicationFiled: December 8, 2022Publication date: March 13, 2025Inventors: Chen-Fang Tai, Chih-Wei Hsu, Chien-Ming Lee, En Tso Yu, Chih Yu Tsai
-
Publication number: 20250085764Abstract: A method of performing power saving control on a display device includes: generating, by a timing controller of the display device, a power saving start indication and a power saving end indication in response to changing of a refresh rate of the display device; receiving, by a source driver of the display device, the power saving start indication and the power saving end indication; in response to the power saving start indication, allowing a part of circuitry of the source driver to be powered down during a vertical blanking interval; and in response to the power saving end indication, allowing the powered down part of circuitry of the source driver to be woken up during the vertical blanking interval.Type: ApplicationFiled: September 7, 2023Publication date: March 13, 2025Applicant: HIMAX TECHNOLOGIES LIMITEDInventors: Hung-Yu Huang, Shu-Ming Chang, Chia-Hui Wang, Shiang-Wei Wang, Sheng-Wen Huang, Tsung-Yi Tsai
-
Patent number: 12249586Abstract: The present disclosure, in some embodiments, relates to an integrated chip. The integrated chip includes an interconnect structure disposed over a substrate. The interconnect structure includes a plurality of interconnect layers disposed within a dielectric structure. A bond pad structure is disposed over the interconnect structure. The bond pad structure includes a contact layer. A first masking layer including a metal-oxide is disposed over the bond pad structure. The first masking layer has interior sidewalls arranged directly over the bond pad structure to define an opening. A conductive bump is arranged within the opening and on the contact layer.Type: GrantFiled: April 26, 2022Date of Patent: March 11, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Julie Yang, Chii Ming Wu, Tzu-Chung Tsai, Yao-Wen Chang
-
Patent number: 12248353Abstract: A method of performing power saving control on a display device includes: generating, by a timing controller of the display device, a power saving start indication and a power saving end indication in response to changing of a refresh rate of the display device; receiving, by a source driver of the display device, the power saving start indication and the power saving end indication; in response to the power saving start indication, allowing a part of circuitry of the source driver to be powered down during a vertical blanking interval; and in response to the power saving end indication, allowing the powered down part of circuitry of the source driver to be woken up during the vertical blanking interval.Type: GrantFiled: September 7, 2023Date of Patent: March 11, 2025Assignee: HIMAX TECHNOLOGIES LIMITEDInventors: Hung-Yu Huang, Shu-Ming Chang, Chia-Hui Wang, Shiang-Wei Wang, Sheng-Wen Huang, Tsung-Yi Tsai
-
Publication number: 20250081694Abstract: A display device includes a substrate, a reflective structure, and a pixel unit. The pixel unit is disposed on the substrate. The pixel unit includes a sub-pixel. The sub-pixel includes a light-emitting element. A light emitted by the light-emitting element has a color. The reflective structure is disposed on the substrate. The reflective structure includes a first portion and a second portion. The first portion of the reflective structure surrounds the light-emitting element. A projection area of the first portion of the reflective structure on the substrate is less than a projection area of the second portion of the reflective structure on the substrate.Type: ApplicationFiled: June 6, 2024Publication date: March 6, 2025Applicant: AUO CorporationInventors: Ching-Liang Huang, Chun-Hsiang Chan, Ting-Wei Tsai, Sheng-Ming Huang