Patents by Inventor Ming-Yi Lin
Ming-Yi Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11974367Abstract: A lighting device includes a light board and a light dimmer circuit. The light board includes multiple first light emitting elements and second light emitting elements. The first light emitting elements are disposed in a first area of the light board. The second light emitting elements are disposed in a second area of the light board. The light dimmer circuit is configured to drive the second light emitting elements to generate flickering lights from the second area of the light board, and is configured to drive the first light emitting elements to generate non-flickering lights from the first area of the light board.Type: GrantFiled: October 4, 2022Date of Patent: April 30, 2024Assignee: DELTA ELECTRONICS, INC.Inventors: Chih-Hsien Wang, Ming-Chieh Cheng, Po-Yen Chen, Shih-Chieh Chang, Kuan-Hsien Tu, Xiu-Yi Lin, Ling-Chun Wang
-
Publication number: 20240131538Abstract: An annular airflow regulating apparatus includes a cup-shaped element and an adjustment element. The cup-shaped element has a bowl and a bottom, integrated to form a first chamber. The bottom has a tapered channel parallel to an axis and penetrating through the bottom. A ring-shaped groove is disposed between the tapered channel and the bottom. The ring-shaped groove has an annular plane perpendicular to the axis. The adjustment element, having a tapered portion and second holes, is movably disposed in the cup-shaped element. The tapered portion protrudes into the tapered channel A tapered annular gap is formed between the tapered portion and the tapered channel. When the adjustment element is moved with respect to the cup-shaped element, a width of the tapered annular gap is varied, and thereupon a flow rate and velocity of the process gas would be varied accordingly.Type: ApplicationFiled: December 8, 2022Publication date: April 25, 2024Inventors: CHEN-CHUNG DU, Ming-Jyh Chang, Chang-Yi Chen, Ming-Hau Tsai, Ko-Chieh chao, Yi-Wei Lin
-
Patent number: 11961770Abstract: Some embodiments of the present disclosure relate to a processing tool. The tool includes a housing enclosing a processing chamber, and an input/output port configured to pass a wafer through the housing into and out of the processing chamber. A back-side macro-inspection system is arranged within the processing chamber and is configured to image a back side of the wafer. A front-side macro-inspection system is arranged within the processing chamber and is configured to image a front side of the wafer according to a first image resolution. A front-side micro-inspection system is arranged within the processing chamber and is configured to image the front side of the wafer according to a second image resolution which is higher than the first image resolution.Type: GrantFiled: November 4, 2021Date of Patent: April 16, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Han Lin, Chien-Fa Lee, Hsu-Shui Liu, Jiun-Rong Pai, Sheng-Hsiang Chuang, Surendra Kumar Soni, Shou-Wen Kuo, Wu-An Weng, Gary Tsai, Chien-Ko Liao, Ya Hsun Hsueh, Becky Liao, Ethan Yu, Ming-Chi Tsai, Kuo-Yi Liu
-
Publication number: 20240105389Abstract: A wound capacitor package structure and a method of manufacturing the same are provided. The wound capacitor package structure includes a wound assembly, a conductive assembly, a package casing and a protruding sealing element. The conductive assembly includes a first conductive pin and a second conductive pin. The package casing is configured to receive the wound assembly. The protruding sealing element is arranged inside and cooperates with the package casing. The package casing is configured to receive the wound assembly. The protruding sealing element is disposed inside the package casing and cooperating with the package casing. The package casing has a surrounding concave position-limiting portion recessed inward, and a surrounding convex end portion protruding from the surrounding concave position-limiting portion.Type: ApplicationFiled: December 13, 2022Publication date: March 28, 2024Inventors: MING-TSUNG LIANG, HSUAN-YI LIN
-
Patent number: 11942380Abstract: A method includes forming a dummy pattern over test region of a substrate; forming an interlayer dielectric (ILD) layer laterally surrounding the dummy pattern; removing the dummy pattern to form an opening; forming a dielectric layer in the opening; performing a first testing process on the dielectric layer; performing an annealing process to the dielectric layer; and performing a second testing process on the annealed dielectric layer.Type: GrantFiled: October 26, 2020Date of Patent: March 26, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Ming-Shiang Lin, Chia-Cheng Ho, Chun-Chieh Lu, Cheng-Yi Peng, Chih-Sheng Chang
-
Patent number: 11935804Abstract: In an embodiment, a device includes: an integrated circuit die; an encapsulant at least partially surrounding the integrated circuit die, the encapsulant including fillers having an average diameter; a through via extending through the encapsulant, the through via having a lower portion of a constant width and an upper portion of a continuously decreasing width, a thickness of the upper portion being greater than the average diameter of the fillers; and a redistribution structure including: a dielectric layer on the through via, the encapsulant, and the integrated circuit die; and a metallization pattern having a via portion extending through the dielectric layer and a line portion extending along the dielectric layer, the metallization pattern being electrically coupled to the through via and the integrated circuit die.Type: GrantFiled: April 10, 2023Date of Patent: March 19, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzu-Sung Huang, Ming Hung Tseng, Yen-Liang Lin, Hao-Yi Tsai, Chi-Ming Tsai, Chung-Shi Liu, Chih-Wei Lin, Ming-Che Ho
-
Publication number: 20240081081Abstract: A ferroelectric memory device and a semiconductor die are provided. The ferroelectric memory device includes a gate electrode; a channel layer, overlapped with the gate electrode; source/drain contacts, in contact with separate ends of the channel layer; a ferroelectric layer, lying between the gate electrode and the channel layer; and a first insertion layer, extending in between the ferroelectric layer and the channel layer, and comprising a metal carbonitride or a metal nitride.Type: ApplicationFiled: January 10, 2023Publication date: March 7, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ya-Ling Lee, Chung-Te Lin, Han-Ting Tsai, Wei-Gang Chiu, Yen-Chieh Huang, Ming-Yi Yang
-
Patent number: 11924534Abstract: This disclosure provides a lens assembly that has an optical path and includes a lens element and a light-blocking membrane layer. The lens element has an optical portion, and the optical path passes through the optical portion. The light-blocking membrane layer is coated on the lens element and adjacent to the optical portion. The light-blocking membrane layer has a distal side and a proximal side that is located closer to the optical portion than the distal side. The proximal side includes two extension structures and a recessed structure. Each of the extension structures extends along a direction away from the distal side, and the extension structures are not overlapped with each other in a direction in parallel with the optical path. The recessed structure is connected to the extension structures and recessed along a direction towards the distal side.Type: GrantFiled: November 10, 2021Date of Patent: March 5, 2024Assignee: LARGAN PRECISION CO., LTD.Inventors: Jyun-Jia Cheng, Yu Chen Lai, Ming-Ta Chou, Cheng-Feng Lin, Chen-Yi Huang
-
Publication number: 20240065386Abstract: A method for locating critical control points on a part or combination of parts during a manufacturing process involves mating, directly or indirectly, a jig extension to the part or parts. A pattern on the jig extension defines an origin point that is used to track the position of the part or parts during manufacturing, such as during location-sensitive operations. The jig extension may be a shoe last extension which connects to a shoe or shoe component via a shoe last.Type: ApplicationFiled: November 6, 2023Publication date: February 29, 2024Inventors: Dragan Jurkovic, Ming-Feng Jean, Chin-Yi Lin, Chun-Chi Lin
-
Publication number: 20240070582Abstract: An apparatus for estimating a fair value of a SPP includes a sunshine simulation system for generating a peak sun hour; a photovoltaic (PV) yield system for measuring a total power loss rate and generating an estimated energy-production-hours database; and a financial pricing system for generating a series of cash flows and discount factors. The financial pricing system computes a series of present values which are the product of the cash flows and the discount factors, and sums up all the present values to obtain an estimated value of the SPP. Since the apparatus for estimating SPP value takes the real power generation condition of the SPP and the real market economic condition into consideration, so that the apparatus can generate a pricing result even closer to the real market.Type: ApplicationFiled: August 26, 2022Publication date: February 29, 2024Applicant: Guang Teng Renewable Energy Co., Ltd.Inventors: An-Hsing CHANG, Ming-Che CHUANG, Shih-Kuei LIN, Che-Yi YIN
-
Patent number: 11912837Abstract: The present disclosure provides a thin film including a first thermoplastic polyolefin (TPO) elastomer which is anhydride-grafted. The present disclosure further provides a method for manufacturing the thin film, a laminated material and a method for adhesion.Type: GrantFiled: August 2, 2021Date of Patent: February 27, 2024Assignee: SAN FANG CHEMICAL INDUSTRY CO., LTD.Inventors: Chih-Yi Lin, Kuo-Kuang Cheng, Chi-Chin Chiang, Wen-Hsin Tai, Ming-Chen Chang
-
Publication number: 20240041065Abstract: A production machine includes a first motor, a raw material mixer receiving a mixture of plant-based protein and stirring and mixing materials in the mixture; a raw material storage tank receiving and storing the mixture stirred and mixed by the raw material mixer; a vacuum pump evacuating the raw material storage tank; a second motor controlling discharging speed of the mixture from the raw material storage tank; a raw material delivery pump; a pressure pump receiving and pressurizing the mixture delivered by the raw material delivery pump from the raw material storage tank; a heating/cooling device heating the mixture to a preset heating temperature within a preset time period and cooling the mixture to a preset cooling temperature; a fiberizing and cooling mold receiving the cooled mixture and performing an extrusion operation thereon to form fibrous materials; and a forming mold shaping the fibrous materials to form an artificial meat.Type: ApplicationFiled: July 31, 2023Publication date: February 8, 2024Inventor: Ming-Yi Lin
-
Patent number: 11719880Abstract: A perovskite optical element includes a light guiding unit and a luminescent layer. The light guiding unit is configured to conduct light and serves as a resonant cavity. The luminescent layer is a thin film made of perovskite material and clads the light guiding unit. The luminescent layer is configured to be excited by an excitation module to emit light. The light is conducted and output by the light guiding unit. A manufacturing method of a perovskite optical element includes preparing a dip coating solution; dipping a single crystal optical fiber in the dip coating solution for one hour, removing the single crystal optical fiber out of the dip coating solution, and drying the single crystal optical fiber; and placing the single crystal optical fiber into a tube furnace, heating the crystal optical fiber, and introducing synthetic molecules into the tube furnace.Type: GrantFiled: December 10, 2021Date of Patent: August 8, 2023Assignee: NATIONAL DONG HWA UNIVERSITYInventors: Duc-Huy Nguyen, Jia-Yuan Sun, Chia-Yao Lo, Jia-Ming Liu, Wan-Shao Tsai, Ming-Hung Li, Sin-Jhang Yang, Cheng-Chia Lin, Shien-Der Tzeng, Yuan-Ron Ma, Ming-Yi Lin, Chien-Chih Lai
-
Publication number: 20230118309Abstract: A perovskite optical element includes a light guiding unit and a luminescent layer. The light guiding unit is configured to conduct light and serves as a resonant cavity. The luminescent layer is a thin film made of perovskite material and clads the light guiding unit. The luminescent layer is configured to be excited by an excitation module to emit light. The light is conducted and output by the light guiding unit. A manufacturing method of a perovskite optical element includes preparing a dip coating solution; dipping a single crystal optical fiber in the dip coating solution for one hour, removing the single crystal optical fiber out of the dip coating solution, and drying the single crystal optical fiber; and placing the single crystal optical fiber into a tube furnace, heating the crystal optical fiber, and introducing synthetic molecules into the tube furnace.Type: ApplicationFiled: December 10, 2021Publication date: April 20, 2023Inventors: DUC-HUY NGUYEN, JIA-YUAN SUN, CHIA-YAO LO, JIA-MING LIU, WAN-SHAO TSAI, MING-HUNG LI, SIN-JHANG YANG, CHENG-CHIA LIN, SHIEN-DER TZENG, YUAN-RON MA, MING-YI LIN, CHIEN-CHIH LAI
-
Publication number: 20220277128Abstract: Various examples of conductor features in integrated circuit layouts are disclosed herein. In an example, a method includes receiving an integrated circuit layout, inserting, into the integrated circuit layout, a design containing a first set of Front-End Of Line (FEOL) shapes of an integrated circuit and a first set of Back-End Of Line (BEOL) shapes of the integrated circuit, inserting, into the integrated circuit layout, a set of cells containing a second set of FEOL shapes of the integrated circuit and a second set of BEOL shapes of the integrated circuit, removing a subset of the second set of BEOL shapes that conflict with the design, and providing the integrated circuit layout that includes the design and the set of cells for fabrication of the integrated circuit. The second set of FEOL shapes includes contact shapes that define contacts of the integrated circuit.Type: ApplicationFiled: May 16, 2022Publication date: September 1, 2022Inventors: Yu-Cheng Yeh, Yen-Sen Wang, Ming-Yi Lin
-
Patent number: 11334703Abstract: Various examples of conductor features in integrated circuit layouts are disclosed herein. In an example, a method includes initializing a layout for fabricating an integrated circuit. A plurality of fill cells is inserted into the layout. The plurality of fill cells includes a plurality of fill line shapes that correspond to conductive lines of the integrated circuit. Thereafter, a design is inserted into the layout that includes a plurality of functional shapes. A conflicting subset of the plurality of fill line shapes of the plurality of fill cells that conflict with the plurality functional shapes are removed. The layout that includes the plurality of fill cells and the design is provided for fabricating the integrated circuit.Type: GrantFiled: June 29, 2017Date of Patent: May 17, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yu-Cheng Yeh, Yen-Sen Wang, Ming-Yi Lin
-
Patent number: 11017460Abstract: An electronic shelf system includes a shelf, a first display unit, a first sensing unit, a storage unit and a processing unit, wherein the processing unit communicates with the first display unit, the first sensing unit and the storage unit. The shelf includes a compartment. The first display unit is disposed on the compartment. The first sensing unit is disposed on the shelf. The first sensing unit is configured to sense a characteristic parameter. The storage unit stores a plurality of display information. The processing unit receives the characteristic parameter from the first sensing unit and controls the first display unit to switch one of the display information being displayed currently to another one of the display information according to the characteristic parameter.Type: GrantFiled: April 27, 2020Date of Patent: May 25, 2021Assignee: Qisda CorporationInventors: Chih-Ren Lin, Cheng-Te Tseng, Wei-Min Chiu, Chen-Chen Tsai, Ming-Yi Lin
-
Publication number: 20190061205Abstract: This invention relates to a PU thin covers with waterproof and moisture permeable function, the hydrophilicity of the PEG structure can diffuse the water molecules from the inside of the PU then covers to the outside of the PU thin covers, and then the water molecules at the outer surface of the PU thin covers will be volatilize to achieve the effect of high moisture permeability. Since the PU thin covers containing PEG structure has no perforations, the external water and air cannot directly penetrate into the inside of the PU thin covers to achieve high waterproof effect. Moreover, the PU materials containing PEG structure can use various special manufacturing methods to make the PU thin covers have the best waterproofness, moisture permeability, structural strength, lightness, low cost, low pollution, high environmental value and various functions can be customized.Type: ApplicationFiled: August 22, 2018Publication date: February 28, 2019Inventor: MING-YI LIN
-
Publication number: 20190005180Abstract: Various examples of conductor features in integrated circuit layouts are disclosed herein. In an example, a method includes initializing a layout for fabricating an integrated circuit. A plurality of fill cells is inserted into the layout. The plurality of fill cells includes a plurality of fill line shapes that correspond to conductive lines of the integrated circuit. Thereafter, a design is inserted into the layout that includes a plurality of functional shapes. A conflicting subset of the plurality of fill line shapes of the plurality of fill cells that conflict with the plurality functional shapes are removed. The layout that includes the plurality of fill cells and the design is provided for fabricating the integrated circuit.Type: ApplicationFiled: June 29, 2017Publication date: January 3, 2019Inventors: Yu-Cheng Yeh, Yen-Sen Wang, Ming-Yi Lin
-
Patent number: D1018891Type: GrantFiled: December 13, 2021Date of Patent: March 19, 2024Assignee: DELTA ELECTRONICS, INC.Inventors: Chih-Hsien Wang, Shih-Chieh Chang, Peng-Hui Wang, Ming-Chieh Cheng, Xiu-Yi Lin