Patents by Inventor Ming-Yi Lin
Ming-Yi Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9182749Abstract: The present invention relates to a network-based power supply efficiency management system and a method thereof, and more particularly, to a method for managing a power supply efficiency by comparing a predefined scenario on a server side with a real environment condition, and then issuing a usage control command to a managed unit via a network connection.Type: GrantFiled: September 21, 2012Date of Patent: November 10, 2015Assignee: Lightstar Information Co., Ltd.Inventor: Ming-Yi Lin
-
Publication number: 20150311070Abstract: A substrate for an integrated circuit includes a device wafer having a raw carrier concentration and an epitaxial layer disposed over the device wafer. The epitaxial layer has a first carrier concentration. The first carrier concentration is higher than the raw carrier concentration.Type: ApplicationFiled: July 6, 2015Publication date: October 29, 2015Inventors: Long-Shih Lin, Fu-Hsiung Yang, Kun-Ming Huang, Ming-Yi Lin, Po-Tao Chu
-
Publication number: 20150308743Abstract: An apparatus may include a vessel adapted to contain an organic solvent and a dehydration apparatus coupled with the vessel. The dehydration apparatus may be adapted to remove water from the organic solvent. The apparatus may further include a water content monitor coupled to the dehydration apparatus and the vessel, in which the water content monitor is adapted to determine a water content of the organic solvent. The apparatus may further include a wafer handler adapted to transfer at least one semiconductor wafer including a MEMS device into the vessel.Type: ApplicationFiled: June 17, 2015Publication date: October 29, 2015Inventors: Tai-I Yang, Ming-Tai Chung, Hong-Seng Shue, Ming-Yi Lin
-
Publication number: 20150303276Abstract: A method of fabricating a transistor includes doping non-overlapping first, second, and third wells in a silicon layer of a substrate. The substrate, second and third wells have a first type of conductivity and the first well and silicon layer have a second type of conductivity. First and second insulating layers are thermally grown over the second well between the first well and the third well, and over the third well, respectively. A gate stack is formed over the first insulating layer and the third well. A first source region having the second type of conductivity is formed in the third well. A gate spacer is formed, a fourth well having the first type of conductivity is doped in the third well between the second insulating layer and the gate spacer, a second source region is formed over the fourth well, and a drain is formed in the first well.Type: ApplicationFiled: July 2, 2015Publication date: October 22, 2015Inventors: Long-Shih LIN, Kun-Ming HUANG, Ming-Yi LIN
-
Publication number: 20150286765Abstract: Some embodiments relate to a method of designing an integrated circuit layout. In this method, a plurality of design shapes are provided on different design layers over an active area within a graphical representation of the layout. A connection extends perpendicularly between a first design shape formed on a first design layer and a second design shape formed on the first design layer. First and second cut mask shapes on first and second cut mask design layers, respectively, are generated. The first cut shape removes portions of the first design layer and the second cut shape removes portions of the second design layer.Type: ApplicationFiled: April 8, 2014Publication date: October 8, 2015Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yen-Sen Wang, Ming-Yi Lin, Chen-Hung Lu, Jyh-Kang Ting
-
Publication number: 20150278428Abstract: Some embodiments relate to a method of hierarchical layout design, comprising forming a layout of an integrated circuit (IC) according to a design rule that specifies a minimum design rule distance between a neighboring layout features within the IC. Forming the layout comprises forming first and second standard cells having first and second layout features, respectively, that about one-another so that a distance between the first and second layout features is less than the minimum design rule distance. The method further comprises configuring design rule checking (DRC) to ignore this fail. Instead, the layout is modified with an automated layout tool by merging the first and second layout features, or by removing a portion of the first or second layout feature to increase the distance between the first and second layout features to be greater than or equal to the minimum distance.Type: ApplicationFiled: April 1, 2014Publication date: October 1, 2015Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: YEN-SEN WANG, TING YU CHEN, KEN-HSIEN HSIEH, MING-YI LIN, CHEN-HUNG LU
-
Publication number: 20150243552Abstract: A semiconductor arrangement and method of formation are provided. The semiconductor arrangement includes a metal connect over and connected to a first active region, over and connected to a second active region and over a shallow trench isolation (STI) region thereby connecting the first active region to the second active region. A metal contact is over and connected to a gate in the STI region. The metal connect is formed in a first opening and the metal contact is formed in a second opening, where the first opening and the second opening are formed concurrently using a single mask. The semiconductor arrangement formed using a single mask is less expensive to fabricate and requires fewer etching operations than a semiconductor arrangement formed using multiple masks.Type: ApplicationFiled: February 21, 2014Publication date: August 27, 2015Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITEDInventors: Chen-Hung Lu, Chie-Iuan Lin, Yen-Sen Wang, Ming-Yi Lin, Jyh-Kang Ting
-
Patent number: 9111898Abstract: A substrate for an integrated circuit includes a device wafer having a raw carrier concentration and an epitaxial layer disposed over the device wafer. The epitaxial layer has a first carrier concentration. The first carrier concentration is higher than the raw carrier concentration.Type: GrantFiled: February 19, 2013Date of Patent: August 18, 2015Assignee: Taiwan Semiconductor Manufacturing Company. Ltd.Inventors: Long-Shih Lin, Fu-Hsiung Yang, Kun-Ming Huang, Ming-Yi Lin, Paul Chu
-
Publication number: 20150224673Abstract: A slicing device suitable for slicing a workpiece is provided. The slicing device includes at least two rollers and a wire. A slicing passage for the workpiece to pass through is formed between the two rollers. The two rollers are winded by the wire to form a plurality of rings disposed in intervals parallel to each other. When the two rollers rotate to move the rings, the workpiece enters the slicing passage and presses on a portion of the rings spanning the two rollers so that the workpiece is sliced. Each roller has a circular cross-section, and the diameter of the circular cross-section varies along the length direction of each roller, so as to adjust the sizes of the rings.Type: ApplicationFiled: January 23, 2015Publication date: August 13, 2015Inventors: Shih-Min Lin, Shing-Hsiang Wang, Ming-Yi Lin
-
Patent number: 9096428Abstract: Methods and apparatus for MEMS release are disclosed. A method is described including providing a substrate including at least one MEMS device supported by a sacrificial layer; performing an etch in solution to remove the sacrificial layer from at least one MEMS device; immersing the substrate including the at least one MEMS device in an organic solvent; and while the substrate is immersed in the organic solvent, removing water from the organic solvent until the water remaining in the organic solvent is less than a predetermined threshold. An apparatus is disclosed for performing the methods. Additional alternative methods are disclosed.Type: GrantFiled: March 8, 2013Date of Patent: August 4, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tai-I Yang, Ming-Tai Chung, Hong-Seng Shue, Ming-Yi Lin
-
Patent number: 9082789Abstract: An integrated circuit device and method for manufacturing an integrated circuit device is disclosed. The integrated circuit device comprises a core device and an input/output circuit. Each of the core device and input/output circuit includes a PMOS structure and an NMOS structure. Each of the PMOS includes a p-type metallic work function layer over a high-k dielectric layer, and each of the NMOS structure includes an n-type metallic work function layer over a high-k dielectric layer. There is an oxide layer under the high-k dielectric layer in the input/output circuit.Type: GrantFiled: May 13, 2011Date of Patent: July 14, 2015Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chun-Hung Huang, Yu-Hsien Lin, Ming-Yi Lin, Jyh-Huei Chen
-
Patent number: 9076837Abstract: A metal-oxide-semiconductor laterally diffused device (HV LDMOS), particularly a lateral insulated gate bipolar junction transistor (LIGBT), and a method of making it are provided in this disclosure. The device includes a silicon-on-insulator (SOI) substrate having a drift region, two oppositely doped well regions in the drift region, two insulating structures over and embedded in the drift region and second well region, a gate structure, and a source region in the second well region over a third well region embedded in the second well region. The third well region is disposed between the gate structure and the second insulating structure.Type: GrantFiled: July 6, 2012Date of Patent: July 7, 2015Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Long-Shih Lin, Kun-Ming Huang, Ming-Yi Lin
-
Publication number: 20150054143Abstract: A passivation structure includes a bottom dielectric layer. The passivation structure further includes a doped dielectric layer over the bottom dielectric layer. The doped dielectric layer includes a first doped layer and a second doped layer. The passivation structure further includes a top dielectric layer over the doped dielectric layer.Type: ApplicationFiled: October 20, 2014Publication date: February 26, 2015Inventors: Cheng-Chi CHUANG, Kun-Ming HUANG, Hsuan-Hui HUNG, Ming-Yi LIN
-
Patent number: 8884405Abstract: An integrated circuit includes a substrate and passivation layers. The passivation layers include a bottom dielectric layer formed over the substrate for passivation, a doped dielectric layer formed over the bottom dielectric layer for passivation, and a top dielectric layer formed over the doped dielectric layer for passivation.Type: GrantFiled: June 29, 2012Date of Patent: November 11, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Cheng-Chi Chuang, Kun-Ming Huang, Hsuan-Hui Hung, Ming-Yi Lin
-
Publication number: 20140322871Abstract: Some embodiments of the present disclosure relate to a method to increase breakdown voltage of a power device. A power device is formed on a silicon-on-insulator (SOI) wafer made up of a device wafer, a handle wafer, and an intermediate oxide layer. A recess is formed in a lower surface of the handle wafer to define a recessed region of the handle wafer. The recessed region of the handle wafer has a first handle wafer thickness, which is greater than zero. An un-recessed region of the handle wafer has a second handle wafer thickness, which is greater than the first handle wafer thickness. The first handle wafer thickness of the recessed region provides a breakdown voltage improvement for the power device.Type: ApplicationFiled: July 14, 2014Publication date: October 30, 2014Inventors: Long-Shih Lin, Fu-Hsiung Yang, Kun-Ming Huang, Ming-Yi Lin, Paul Chu
-
Patent number: 8846149Abstract: A method and structure for preventing film delamination provide for forming a thick film then partitioning the thick film into a plurality of discrete portions prior to subsequent thermal processing operations. The partitioning alleviates the effects of film stress at the interface between the film and the underlying material and prevents delamination during the subsequent thermal cycling operations, that take place subsequent to the formation of the film. The partitioned film includes a pattern density of at least about 80 percent and the discrete portions do not individually serve as device structures.Type: GrantFiled: February 21, 2006Date of Patent: September 30, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yuh-Hwa Chang, Ming-Tai Chung, Jui-Chun Weng, Ming-Yi Lin
-
Publication number: 20140231964Abstract: A substrate for an integrated circuit includes a device wafer having a raw carrier concentration and an epitaxial layer disposed over the device wafer. The epitaxial layer has a first carrier concentration. The first carrier concentration is higher than the raw carrier concentration.Type: ApplicationFiled: February 19, 2013Publication date: August 21, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Long-Shih Lin, Fu-Hsiung Yang, Kun-Ming Huang, Ming-Yi Lin, Paul Chu
-
Patent number: 8779555Abstract: The present disclosure relates to a method and apparatus to increase breakdown voltage of a semiconductor power device. A bonded wafer is formed by bonding a device wafer to a handle wafer with an intermediate oxide layer. The device wafer is thinned substantially from its original thickness. A power device is formed within the device wafer through a semiconductor fabrication process. The handle wafer is patterned to remove section of the handle wafer below the power device, resulting in a breakdown voltage improvement for the power device as well as a uniform electrostatic potential under reverse biasing conditions of the power device, wherein the breakdown voltage is determined. Other methods and structures are also disclosed.Type: GrantFiled: December 6, 2012Date of Patent: July 15, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Long-Shih Lin, Fu-Hsiung Yang, Kun-Ming Huang, Ming-Yi Lin, Po-Tao Chu
-
Patent number: 8759860Abstract: An LED package includes an LED die and a lens module. The lens module covers the LED die. Light emitted from the LED die travels through the lens module. The lens module includes a concave lens and a convex lens with a smaller radial dimension than that of the concave lens. The concave lens covers the LED die. The convex lens is attached on a center of a surface of the concave lens away from the LED die. Optical axes of the concave lens and the convex lens are both collinear with a central axis of the LED die. Light from the LED die is diverged by the lens module to a peripheral side of the LED package.Type: GrantFiled: August 27, 2012Date of Patent: June 24, 2014Assignee: Advanced Optoelectronic Technology, Inc.Inventors: Ming-Yi Lin, Wen-Chen Hung
-
Publication number: 20140159103Abstract: The present disclosure relates to a method and apparatus to increase breakdown voltage of a semiconductor power device. A bonded wafer is formed by bonding a device wafer to a handle wafer with an intermediate oxide layer. The device wafer is thinned substantially from its original thickness. A power device is formed within the device wafer through a semiconductor fabrication process. The handle wafer is patterned to remove section of the handle wafer below the power device, resulting in a breakdown voltage improvement for the power device as well as a uniform electrostatic potential under reverse biasing conditions of the power device, wherein the breakdown voltage is determined. Other methods and structures are also disclosed.Type: ApplicationFiled: December 6, 2012Publication date: June 12, 2014Applicant: Taiwan Semiconductor Manufacturing Co. Ltd.Inventors: Long-Shih Lin, Fu-Hsiung Yang, Kun-Ming Huang, Ming-Yi Lin, Po-Tao Chu