Patents by Inventor Misako Honaga
Misako Honaga has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170117381Abstract: There are provided a high-quality semiconductor device having stable characteristics and a method for manufacturing such a semiconductor device. The semiconductor device includes: a substrate having a main surface; and a silicon carbide layer formed on the main surface of the substrate and including a side surface inclined relative to the main surface. The side surface substantially includes a {03-3-8} plane. The side surface includes a channel region.Type: ApplicationFiled: January 5, 2017Publication date: April 27, 2017Inventors: Takeyoshi Masuda, Shin Harada, Misako Honaga, Keiji Wada, Toru Hiyoshi
-
Publication number: 20150287598Abstract: A semiconductor device employing silicon carbide, and the like are provided. In the semiconductor device, even when an electrode material and an upper electrode material are different, a problem does not take place at an interface at which these different types of metals are in contact with each other, thus obtaining high reliability in long-term use. The semiconductor device includes: a contact electrode 16 in contact with silicon carbides 14, 18; and an upper electrode 19 electrically conductive to the contact electrode. The contact electrode 16 is formed of an alloy including titanium, aluminum, and silicon, the upper electrode 19 is formed of aluminum or an aluminum alloy, and the upper electrode achieves the electric conduction to the contact electrode with the upper electrode making contact with the contact electrode.Type: ApplicationFiled: June 19, 2015Publication date: October 8, 2015Inventors: Keiji Wada, Hideto Tamaso, Takeyoshi Masuda, Misako Honaga
-
Patent number: 8901568Abstract: A termination configuration of a silicon carbide insulating gate type semiconductor device includes a semiconductor layer of a first conductivity type having a first main face, a gate electrode, and a source interconnection, as well as a circumferential resurf region. The semiconductor layer includes a body region of a second conductivity type, a source region of the first conductivity type, a contact region of the second conductivity type, and a circumferential resurf region of the second conductivity type. A width of a portion of the circumferential resurf region excluding the body region is greater than or equal to ½ the thickness of at least the semiconductor layer. A silicon carbide insulating gate type semiconductor device of high breakdown voltage and high performance can be provided.Type: GrantFiled: February 7, 2011Date of Patent: December 2, 2014Assignee: Sumitomo Electric Industries, Ltd.Inventors: Takeyoshi Masuda, Keiji Wada, Misako Honaga
-
Patent number: 8872188Abstract: A silicon carbide semiconductor device is provided that includes a semiconductor layer made of silicon carbide and having a surface tilted at an angle in a range of not less than 50° and not more than 65° relative to the {0001} plane, and an insulating film formed to contact the surface of the semiconductor layer. A maximum value of the nitrogen concentration in a region within 10 nm from the interface between the semiconductor layer and the insulating film is not less than 1×1021 cm?3, and the semiconductor device has a channel direction in a range of ±10° relative to the direction orthogonal to the <?2110> direction in the surface of the semiconductor layer. A method of manufacturing the silicon carbide semiconductor device is also provided.Type: GrantFiled: January 19, 2010Date of Patent: October 28, 2014Assignee: Sumitomo Electric Industries, Ltd.Inventors: Misako Honaga, Shin Harada
-
Patent number: 8648349Abstract: A MOSFET which is a semiconductor device capable of achieving a stable reverse breakdown voltage and reduced on-resistance includes a SiC wafer of an n conductivity type, a plurality of p bodies of a p conductivity type formed to include a first main surface of the SiC wafer, and n+ source regions of the n conductivity type formed in regions surrounded by the plurality of p bodies, respectively, when viewed two-dimensionally. Each of the p bodies has a circular shape when viewed two-dimensionally, and each of the n+ source regions is arranged concentrically with each of the p bodies and has a circular shape when viewed two-dimensionally. Each of the plurality of p bodies is arranged to be positioned at a vertex of a regular hexagon when viewed two-dimensionally.Type: GrantFiled: May 12, 2010Date of Patent: February 11, 2014Assignee: Sumitomo Electric Industries, Ltd.Inventors: Takeyoshi Masuda, Misako Honaga
-
Patent number: 8610131Abstract: An IGBT includes a groove provided in a silicon carbide semiconductor layer, a body region of a first conductivity type provided in the silicon carbide semiconductor layer, and an insulating film covering at least a sidewall surface of the groove, the sidewall surface of the groove being a surface having an off angle of 50° or more and 65° or less with respect to a {0001} plane, the sidewall surface of the groove including a surface of the body region, the insulating film being in contact with at least the surface of the body region at the sidewall surface of the groove, and a first conductivity type impurity concentration in the body region being 5×1016 cm?3 or more.Type: GrantFiled: March 30, 2012Date of Patent: December 17, 2013Assignee: Sumitomo Electric Industries, Ltd.Inventors: Keiji Wada, Takeyoshi Masuda, Misako Honaga, Toru Hiyoshi
-
Patent number: 8564017Abstract: A drift layer has a thickness direction throughout which a current flows and has an impurity concentration N1d for a first conductivity type. A body region is provided on a portion of the drift layer, has a channel to be switched by a gate electrode, has an impurity concentration N1b for the first conductivity type, and has an impurity concentration N2b for the second conductivity type greater than the impurity concentration N1b. A JFET region is disposed adjacent to the body region on the drift layer, has an impurity concentration N1j for the first conductivity type, and has an impurity concentration N2j for the second conductivity type smaller than the impurity concentration N1j. N1j?N2j>N1d and N2j<N2b are satisfied.Type: GrantFiled: May 31, 2012Date of Patent: October 22, 2013Assignee: Sumitomo Electric Industries, Ltd.Inventors: Misako Honaga, Takeyoshi Masuda, Keiji Wada, Toru Hiyoshi
-
Patent number: 8536583Abstract: A MOSFET includes: a silicon carbide (SiC) substrate having a main surface having an off angle of not less than 50° and not more than 65° relative to a {0001} plane; a semiconductor layer formed on the main surface of the SiC substrate; and an insulating film formed in contact with a surface of the semiconductor layer. The MOSFET has a sub-threshold slope of not more than 0.4 V/Decade.Type: GrantFiled: March 23, 2010Date of Patent: September 17, 2013Assignee: Sumitomo Electric Industries, Ltd.Inventors: Keiji Wada, Shin Harada, Takeyoshi Masuda, Misako Honaga
-
Patent number: 8513673Abstract: A MOSFET includes a silicon carbide (SiC) substrate having a main surface having an off angle of not less than 50° and not more than 65° relative to a {0001} plane; a semiconductor layer formed on the main surface of the SiC substrate; and an insulating film formed in contact with a surface of the semiconductor layer. When the insulating film has a thickness of not less than 30 nm and not more than 46 nm, the threshold voltage thereof is not more than 2.3V. When the insulating film has a thickness of more than 46 nm and not more than 100 nm, the threshold voltage thereof is more than 2.3 V and not more than 4.9 V.Type: GrantFiled: March 23, 2010Date of Patent: August 20, 2013Assignee: Sumitomo Electric Industries, Ltd.Inventors: Keiji Wada, Shin Harada, Takeyoshi Masuda, Misako Honaga
-
Patent number: 8450750Abstract: A silicon carbide semiconductor device is provided that includes a semiconductor layer made of silicon carbide and having a surface with a trench having a sidewall formed of a crystal plane tilted at an angle in a range of not less than 50° and not more than 65° relative to the {0001} plane, and an insulating film formed to contact the sidewall of the trench. A maximum value of the nitrogen concentration in a region within 10 nm from the interface between the sidewall of the trench and the insulating film is not less than 1×1021 cm?3, and the semiconductor device has a channel direction in a range of ±10° relative to the direction orthogonal to the <?2110> direction in the sidewall of the trench. A method of manufacturing the silicon carbide semiconductor device is also provided.Type: GrantFiled: January 27, 2010Date of Patent: May 28, 2013Assignee: Sumitomo Electric Industries, Ltd.Inventors: Misako Honaga, Shin Harada
-
Publication number: 20120319134Abstract: A gate electrode includes a polysilicon film in contact with a gate insulating film, a barrier film provided on the polysilicon film, a metal film provided on the barrier film and made of refractory metal. An interlayer insulating film is arranged so as to cover the gate insulating film and the gate electrode provided on the gate insulating film. The interlayer insulating film has a substrate contact hole partially exposing a silicon carbide substrate in a region in contact with the gate insulating film. A interconnection is electrically connected to the silicon carbide substrate through the substrate contact hole and is electrically insulated from the gate electrode by the interlayer insulating film.Type: ApplicationFiled: June 14, 2012Publication date: December 20, 2012Applicant: Sumitomo Electric Industries, Ltd.Inventors: Misako HONAGA, Takeyoshi MASUDA
-
Publication number: 20120313112Abstract: A MOSFET includes a silicon carbide substrate, a drift layer made of silicon carbide and including a main surface having an off angle of 50° or more and 65° or less with respect to a {0001} plane, and a gate oxide film formed on and in contact with the main surface of the drift layer. The drift layer includes a p type body region formed to include a region in contact with the gate oxide film. The p type body region has an impurity density of 5×1016 cm?3 or more. A plurality of p type regions of p conductivity type located apart from one another in a direction perpendicular to a thickness direction of the drift layer are arranged in a region in the drift layer lying between the p type body region and the silicon carbide substrate.Type: ApplicationFiled: June 6, 2012Publication date: December 13, 2012Applicant: Sumitomo Electric Industries, Ltd.Inventors: Keiji Wada, Takeyoshi Masuda, Misako Honaga, Toru Hiyoshi
-
Publication number: 20120305943Abstract: A drift layer has a thickness direction throughout which a current flows and has an impurity concentration N1d for a first conductivity type. A body region is provided on a portion of the drift layer, has a channel to be switched by a gate electrode, has an impurity concentration N1b for the first conductivity type, and has an impurity concentration N2b for the second conductivity type greater than the impurity concentration N1b. A JFET region is disposed adjacent to the body region on the drift layer, has an impurity concentration N1j for the first conductivity type, and has an impurity concentration N2j for the second conductivity type smaller than the impurity concentration N1j. N1j?N2j>N1d and N2j<N2b are satisfied.Type: ApplicationFiled: May 31, 2012Publication date: December 6, 2012Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Misako HONAGA, Takeyoshi MASUDA, Keiji WADA, Toru HIYOSHI
-
Publication number: 20120248462Abstract: An IGBT includes a groove provided in a silicon carbide semiconductor layer, a body region of a first conductivity type provided in the silicon carbide semiconductor layer, and an insulating film covering at least a sidewall surface of the groove, the sidewall surface of the groove being a surface having an off angle of 50° or more and 65° or less with respect to a {0001} plane, the sidewall surface of the groove including a surface of the body region, the insulating film being in contact with at least the surface of the body region at the sidewall surface of the groove, and a first conductivity type impurity concentration in the body region being 5×1016 cm?3 or more.Type: ApplicationFiled: March 30, 2012Publication date: October 4, 2012Applicant: Sumitomo Electric Industries, Ltd.Inventors: Keiji Wada, Takeyoshi Masuda, Misako Honaga, Toru Hiyoshi
-
Publication number: 20120228640Abstract: There are provided a high-quality semiconductor device having stable characteristics and a method for manufacturing such a semiconductor device. The semiconductor device includes: a substrate having a main surface; and a silicon carbide layer formed on the main surface of the substrate and including a side surface inclined relative to the main surface. The side surface substantially includes a {03-3-8} plane. The side surface includes a channel region.Type: ApplicationFiled: July 14, 2011Publication date: September 13, 2012Applicant: Sumitomo Electric Industries LtdInventors: Takeyoshi Masuda, Shin Harada, Misako Honaga, Keiji Wada, Toru Hiyoshi
-
Publication number: 20120199850Abstract: A silicon carbide semiconductor device is provided that includes a semiconductor layer made of silicon carbide and having a surface tilted at an angle in a range of not less than 50° and not more than 65° relative to the {0001} plane, and an insulating film formed to contact the surface of the semiconductor layer. A maximum value of the nitrogen concentration in a region within 10 nm from the interface between the semiconductor layer and the insulating film is not less than 1×1021 cm?3, and the semiconductor device has a channel direction in a range of ±10° relative to the direction orthogonal to the <?2110> direction in the surface of the semiconductor layer. A method of manufacturing the silicon carbide semiconductor device is also provided.Type: ApplicationFiled: January 19, 2010Publication date: August 9, 2012Applicant: Sumitomo Electric Industries, Ltd.Inventors: Misako Honaga, Shin Harada
-
Publication number: 20120171850Abstract: A method of manufacturing a semiconductor device includes the steps of forming a semiconductor layer made of SiC on an SiC substrate, forming a film on the semiconductor layer, and forming a groove in the film. The semiconductor device including a chip having an interlayer insulating film includes a groove formed in the interlayer insulating film to cross the chip.Type: ApplicationFiled: August 24, 2010Publication date: July 5, 2012Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Misako Honaga, Takeyoshi Masuda, Shin Harada
-
Publication number: 20120097980Abstract: A termination configuration of a silicon carbide insulating gate type semiconductor device includes a semiconductor layer of a first conductivity type having a first main face, a gate electrode, and a source interconnection, as well as a circumferential resurf region. The semiconductor layer includes a body region of a second conductivity type, a source region of the first conductivity type, a contact region of the second conductivity type, and a circumferential resurf region of the second conductivity type. A width of a portion of the circumferential resurf region excluding the body region is greater than or equal to ½ the thickness of at least the semiconductor layer. A silicon carbide insulating gate type semiconductor device of high breakdown voltage and high performance can be provided.Type: ApplicationFiled: February 7, 2011Publication date: April 26, 2012Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Takeyoshi Masuda, Keiji Wada, Misako Honaga
-
Publication number: 20120056201Abstract: An IGBT, which is a vertical type IGBT allowing for reduced on-resistance while restraining defects from being produced, includes: a silicon carbide substrate, a drift layer, a well region, an n+ region, an emitter contact electrode, a gate oxide film, a gate electrode, and a collector electrode. The silicon carbide substrate includes: a base layer made of silicon carbide and having p type conductivity; and a SiC layer made of single-crystal silicon carbide and disposed on the base layer. The base layer has a p type impurity concentration exceeding 1×1018 cm?3.Type: ApplicationFiled: April 27, 2010Publication date: March 8, 2012Applicant: Sumitomo Electric Industries, Ltd.Inventors: Keiji Wada, Shin Harada, Takeyoshi Masuda, Misako Honaga, Taro Nishiguchi, Makoto Sasaki, Shinsuke Fujiwara, Yasuo Namikawa
-
Patent number: D716678Type: GrantFiled: March 15, 2013Date of Patent: November 4, 2014Assignee: Sumitomo Electric Industries, Ltd.Inventors: Misako Honaga, Takeyoshi Masuda