Patents by Inventor Mo-Chiun Yu
Mo-Chiun Yu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7138317Abstract: A method of forming multiple gate oxide thicknesses on active areas that are separated by STI isolation regions on a substrate. A first layer of oxide is grown to a thickness of about 50 Angstroms and selected regions are then removed. A second layer of oxide is grown that is thinner than first growth oxide. For three different gate oxide thicknesses, selected second oxide growth regions are nitridated with a N2 plasma which increases the dielectric constant of a gate oxide and reduces the effective oxide thickness. To achieve four different gate oxide thicknesses, nitridation is performed on selected first growth oxides and on selected second growth oxide regions. Nitridation of gate oxides also prevents impurity dopants from migrating across the gate oxide layer and reduces leakage of standby current. The method also reduces corner loss of STI regions caused by HF etchant.Type: GrantFiled: April 26, 2004Date of Patent: November 21, 2006Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Lin Chen, Chien-Hao Chen, Mo-Chiun Yu
-
Patent number: 7118974Abstract: A method of forming multiple gate oxide thicknesses on active areas that are separated by STI isolation regions on a substrate. A first layer of oxide is grown to a thickness of about 50 Angstroms and selected regions are then removed. A second layer of oxide is grown that is thinner than first growth oxide. For three different gate oxide thicknesses, selected second oxide growth regions are nitridated with a N2 plasma which increases the dielectric constant of a gate oxide and reduces the effective oxide thickness. To achieve four different gate oxide thicknesses, nitridation is performed on selected first growth oxides and on selected second growth oxide regions. Nitridation of gate oxides also prevents impurity dopants from migrating across the gate oxide layer and reduces leakage of standby current. The method also reduces corner loss of STI regions caused by HF etchant.Type: GrantFiled: April 26, 2004Date of Patent: October 10, 2006Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Lin Chen, Chien-Hao Chen, Mo-Chiun Yu
-
Publication number: 20050042859Abstract: A method of forming a gate electrode comprising the following steps. A substrate having a high-k gate dielectric layer formed thereover is provided. A gate layer is formed over the high-k gate dielectric layer. A gate ARC layer is formed over the gate layer. The gate ARC layer and the gate layer are patterned to form a patterned gate ARC layer and a patterned gate layer. The high-k gate dielectric layer not under the patterned gate layer is partially etched and a smooth exposed upper surface of the patterned gate layer is formed. The partially etched high-k gate dielectric layer portions not under the patterned gate layer are removed to form the gate electrode comprised of the patterned gate layer and the etched high-k gate dielectric layer.Type: ApplicationFiled: October 8, 2004Publication date: February 24, 2005Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Mo-Chiun Yu, Yuan-Hung Chiu
-
Patent number: 6825133Abstract: A method of forming a charge balanced, silicon dioxide layer gate insulator layer on a semiconductor substrate, with reduced leakage obtained via nitrogen treatments, has been developed. Prior to thermal growth of a silicon dioxide gate insulator layer, negatively charged fluorine ions are implanted into a top portion of a semiconductor substrate. The thermal oxidation procedure results in the growth of a silicon dioxide layer with incorporated, negatively charged fluorine ions. Subsequent nitrogen treatments, used to reduce gate insulator leakage, result in generation of positive charge in the exposed silicon dioxide layer, compensating the negatively charged fluorine ions and resulting in the desired charge balanced, silicon dioxide gate insulator layer.Type: GrantFiled: January 22, 2003Date of Patent: November 30, 2004Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Mo-Chiun Yu, Shyue-Shyh Lin
-
Patent number: 6818553Abstract: A method for forming a gate electrode comprising the following steps. A substrate having a high-k gate dielectric layer formed thereover is provided. A gate layer is formed over the high-k gate dielectric layer. A gate ARC layer is formed over the gate layer. The gate ARC layer and the gate layer are patterned to form a pattern gate ARC layer and a patterned gate layer. The high-k gate dielectric layer not under the patterned gate layer is partially etched and a smooth exposed upper surface of the patterned gate layer is formed. The partially etched high-k gate dielectric layer portions not under the patterned gate layer are removed to form the gate electrode comprised of the patterned gate layer and the etched high-k gate dielectric layer.Type: GrantFiled: May 15, 2002Date of Patent: November 16, 2004Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Mo-Chiun Yu, Yuan-Hung Chiu
-
Publication number: 20040214398Abstract: A method of forming multiple gate oxide thicknesses on active areas that are separated by STI isolation regions on a substrate. A first layer of oxide is grown to a thickness of about 50 Angstroms and selected regions are then removed. A second layer of oxide is grown that is thinner than first growth oxide. For three different gate oxide thicknesses, selected second oxide growth regions are nitridated with a N2 plasma which increases the dielectric constant of a gate oxide and reduces the effective oxide thickness. To achieve four different gate oxide thicknesses, nitridation is performed on selected first growth oxides and on selected second growth oxide regions. Nitridation of gate oxides also prevents impurity dopants from migrating across the gate oxide layer and reduces leakage of standby current. The method also reduces corner loss of STI regions caused by HF etchant.Type: ApplicationFiled: May 18, 2004Publication date: October 28, 2004Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventors: Chia-Lin Chen, Chien-Hao Chen, Mo-Chiun Yu
-
Publication number: 20040198001Abstract: A method of forming multiple gate oxide thicknesses on active areas that are separated by STI isolation regions on a substrate. A first layer of oxide is grown to a thickness of about 50 Angstroms and selected regions are then removed. A second layer of oxide is grown that is thinner than first growth oxide. For three different gate oxide thicknesses, selected second oxide growth regions are nitridated with a N2 plasma which increases the dielectric constant of a gate oxide and reduces the effective oxide thickness. To achieve four different gate oxide thicknesses, nitridation is performed on selected first growth oxides and on selected second growth oxide regions. Nitridation of gate oxides also prevents impurity dopants from migrating across the gate oxide layer and reduces leakage of standby current. The method also reduces corner loss of STI regions caused by HF etchant.Type: ApplicationFiled: April 26, 2004Publication date: October 7, 2004Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventors: Chia-Lin Chen, Chien-Hao Chen, Mo-Chiun Yu
-
Publication number: 20040198000Abstract: A method of forming multiple gate oxide thicknesses on active areas that are separated by STI isolation regions on a substrate. A first layer of oxide is grown to a thickness of about 50 Angstroms and selected regions are then removed. A second layer of oxide is grown that is thinner than first growth oxide. For three different gate oxide thicknesses, selected second oxide growth regions are nitridated with a N2 plasma which increases the dielectric constant of a gate oxide and reduces the effective oxide thickness. To achieve four different gate oxide thicknesses, nitridation is performed on selected first growth oxides and on selected second growth oxide regions. Nitridation of gate oxides also prevents impurity dopants from migrating across the gate oxide layer and reduces leakage of standby current. The method also reduces comer loss of STI regions caused by HF etchant.Type: ApplicationFiled: April 26, 2004Publication date: October 7, 2004Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventors: Chia-Lin Chen, Chien-Hao Chen, Mo-Chiun Yu
-
Publication number: 20040195637Abstract: A method of forming multiple gate oxide thicknesses on active areas that are separated by STI isolation regions on a substrate. A first layer of oxide is grown to a thickness of about 50 Angstroms and selected regions are then removed. A second layer of oxide is grown that is thinner than first growth oxide. For three different gate oxide thicknesses, selected second oxide growth regions are nitridated with a N2 plasma which increases the dielectric constant of a gate oxide and reduces the effective oxide thickness. To achieve four different gate oxide thicknesses, nitridation is performed on selected first growth oxides and on selected second growth oxide regions. Nitridation of gate oxides also prevents impurity dopants from migrating across the gate oxide layer and reduces leakage of standby current. The method also reduces corner loss of STI regions caused by HF etchant.Type: ApplicationFiled: April 26, 2004Publication date: October 7, 2004Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANYInventors: Chia-Lin Chen, Chien-Hao Chen, Mo-Chiun Yu
-
Patent number: 6767847Abstract: A method of forming a silicon nitride-silicon dioxide composite insulator layer for use as a gate insulator stack for an MOSFET device, has been developed. The method features formation of the silicon dioxide component of the gate insulator stack, after formation of the overlying silicon nitride component, allowing the gate insulator stack to be comprised with a nitrogen profile presenting enhanced barrier characteristic and less interface charge than counterpart silicon nitride-silicon dioxide composites formed wherein the silicon nitride component was deposited on an already grown underlying silicon dioxide layer. Oxygen ions, or oxygen radicals obtained via ultra-violet procedures, penetrate the silicon nitride component and locate in a top portion of the semiconductor substrate. Subsequent annealing allows reaction of the oxygen ions or radicals with a top portion of the semiconductor substrate resulting in the desired silicon dioxide component underlying silicon nitride.Type: GrantFiled: July 2, 2002Date of Patent: July 27, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chien-Ming Hu, Chien-Hao Chen, Mo-Chiun Yu, Shih-Chang Chen, Mong-Song Liang
-
Publication number: 20040142518Abstract: A method of forming a charge balanced, silicon dioxide layer gate insulator layer on a semiconductor substrate, with reduced leakage obtained via nitrogen treatments, has been developed. Prior to thermal growth of a silicon dioxide gate insulator layer, negatively charged fluorine ions are implanted into a top portion of a semiconductor substrate. The thermal oxidation procedure results in the growth of a silicon dioxide layer with incorporated, negatively charged fluorine ions. Subsequent nitrogen treatments, used to reduce gate insulator leakage, result in generation of positive charge in the exposed silicon dioxide layer, compensating the negatively charged fluorine ions and resulting in the desired charge balanced, silicon dioxide gate insulator layer.Type: ApplicationFiled: January 22, 2003Publication date: July 22, 2004Inventors: Mo-Chiun Yu, Shyue-Shyh Lin
-
Thermal compensation method for forming semiconductor integrated circuit microelectronic fabrication
Patent number: 6764959Abstract: Within a sequential and repetitive thermal oxidation and stripping method for forming a plurality of gate dielectric layers having a maximum numbered plurality of thicknesses upon a semiconductor substrate, there is provided a compensating thermal annealing when forming less than the maximum numbered plurality of thicknesses of the plurality of gate dielectric layers upon the semiconductor substrate. By employing the compensating thermal annealing, the semiconductor substrate is more readily manufacturable in conjunction with related microelectronic fabrications.Type: GrantFiled: August 2, 2001Date of Patent: July 20, 2004Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Mo-Chiun Yu, Shih-Chang Chen, Chen-Hua Yu -
Patent number: 6759302Abstract: A method of forming multiple gate oxide thicknesses on active areas that are separated by STI isolation regions on a substrate. A first layer of oxide is grown to a thickness of about 50 Angstroms and selected regions are then removed. A second layer of oxide is grown that is thinner than first growth oxide. For three different gate oxide thicknesses, selected second oxide growth regions are nitridated with a N2 plasma which increases the dielectric constant of a gate oxide and reduces the effective oxide thickness. To achieve four different gate oxide thicknesses, nitridation is performed on selected first growth oxides and on selected second growth oxide regions. Nitridation of gate oxides also prevents impurity dopants from migrating across the gate oxide layer and reduces leakage of standby current. The method also reduces corner loss of STI regions caused by HF etchant.Type: GrantFiled: July 30, 2002Date of Patent: July 6, 2004Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chia-Lin Chen, Chien-Hao Chen, Mo-Chiun Yu
-
Patent number: 6689665Abstract: A method for forming shallow trench isolation (STI) features to reduce or avoid divot formation at STI trench corners including providing a shallow trench isolation (STI) feature included in a semiconductor process surface the STI feature including an anisotropically etched trench formed into a semiconductor substrate extending through a thickness including a thermally grown silicon dioxide layer overlying the semiconductor substrate and a metal nitride hardmask layer overlying the thermally grown silicon dioxide layer said anisotropically etched trench being back filled with a silicon dioxide filling material; removing excess silicon dioxide filling material overlying the hardmask layer according to a chemical mechanical polishing (CMP) process; removing the hard mask layer according to a wet chemical etching process; and, re-growing the thermally grown silicon dioxide layer including re-oxidizing to at least an originally formed thermally grown silicon dioxide layer thickness.Type: GrantFiled: October 11, 2002Date of Patent: February 10, 2004Assignee: Taiwan Semiconductor Manufacturing, Co., LtdInventors: Syun-Ming Jang, Mo-Chiun Yu
-
Patent number: 6649535Abstract: A method for forming an ultra-thin (between about 15 to 20 Angstroms), silicon dioxide gate insulator layer, featuring a process sequence which widens the process window of the thermal oxidation procedure, and improves the quality of the ultra-thin silicon dioxide gate insulator layer, has been developed. After a series of wet clean procedures applied to a semiconductor substrate, a high temperature anneal procedure is performed in an inert ambient. The high temperature anneal removes organic, as well as inorganic material not removed during the wet clean procedures, and also removes native oxide formed during these same wet clean procedures. The removal of these materials allow the use of longer thermal oxidation times still resulting in silicon dioxide thickness equal to counterparts formed using shorter oxidation times, which were not subjected to the pre-oxidation high temperature anneal procedure.Type: GrantFiled: February 12, 2002Date of Patent: November 18, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Mo-Chiun Yu, Shih-Chang Chen
-
Patent number: 6624090Abstract: A method of forming a thin silicon dioxide gate dielectric layer comprised with a nitrided silicon dioxide component, obtained via a plasma nitrogen procedure performed to a base silicon dioxide layer, has been developed. The silicon dioxide gate dielectric layer, comprised with a top portion of nitrided silicon dioxide, allows lower leakage currents to be realized when compared to non-nitrided silicon dioxide counterparts. To prevent nitrogen ions or radicals from penetrating the base silicon dioxide layer during the plasma nitrogen procedure, silicon oxynitride components are formed in the base silicon dioxide layer either during the growth procedures using N2O, NO or N2O/NO as reactants, or via a post growth anneal procedure, using an anneal ambient comprised of either N2O, NO, or N2O/NO.Type: GrantFiled: May 8, 2002Date of Patent: September 23, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Mo Chiun Yu, Chien Hao Chen, Shih Chang Chen
-
Patent number: 6573193Abstract: A low temperature ozone-enhanced oxidation process is presented whereby amorphous high dielectric constant film devices are subject to oxidation processes at temperatures whereby crystallization of the amorphous high dielectric constant film is avoided, thereby lowering leakage currents and reducing the required thickness to achieve an equivalent SiO2 thickness (EOT)Type: GrantFiled: August 13, 2001Date of Patent: June 3, 2003Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Mo-Chiun Yu, Yeou-Ming Lin
-
Patent number: 6566205Abstract: To achieve a lower operating gate voltage for an FET, while avoiding breakdown and similar problems, a high K dielectric such as aluminum or zirconium oxide can be used As deposited, these materials tend to have a high density of trapped charge. The present invention discloses how such charge may be neutralized by impregnating the high K dielectric layer with between about 5 and 10 atomic percent of nitrogen. Several methods for introducing the nitrogen are described. These include diffusion from an overlay of silicon nitride, diffusion from a gas source, remote plasma nitridation, and decoupled plasma nitridation.Type: GrantFiled: January 11, 2002Date of Patent: May 20, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Mo-Chiun Yu, Chien-Hao Chen
-
Publication number: 20030032303Abstract: A low temperature ozone-enhanced oxidation process is presented whereby amorphous high dielectric constant film devices are subject to oxidation processes at temperatures whereby crystallization of the amorphous high dielectric constant film is avoided, thereby lowering leakage currents and reducing the required thickness to achieve an equivalent SiO2 thickness (EOT).Type: ApplicationFiled: August 13, 2001Publication date: February 13, 2003Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Mo-Chiun Yu, Yeou-Ming Lin
-
Thermal compensation method for forming semiconductor integrated circuit microelectronic fabrication
Publication number: 20030027391Abstract: Within a sequential and repetitive thermal oxidation and stripping method for forming a plurality of gate dielectric layers having a maximum numbered plurality of thicknesses upon a semiconductor substrate, there is provided a compensating thermal annealing when forming less than the maximum numbered plurality of thicknesses of the plurality of gate dielectric layers upon the semiconductor substrate. By employing the compensating thermal annealing, the semiconductor substrate is more readily manufacturable in conjunction with related microelectronic fabrications.Type: ApplicationFiled: August 2, 2001Publication date: February 6, 2003Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Mo-Chiun Yu, Shih-Chang Chen, Chen-Hua Yu