Patents by Inventor Moaniss Zitouni
Moaniss Zitouni has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10074743Abstract: A recess is formed at a semiconductor layer of a device to define a plurality of mesas. An active trench portion of the recess residing between adjacent mesas. A termination portion of the trench residing between the end of each mesa and a perimeter of the recess. The transverse spacing between the mesas and the lateral spacing between the mesas and an outer perimeter of a recess forming the mesas are substantially the same. A shield structure within the trench extends from the region between the mesas to the region between the ends of the mesas and the outer perimeter of the recess forming the mesas. A contact resides between a shield electrode terminal and the shield portion residing in the trench.Type: GrantFiled: May 25, 2017Date of Patent: September 11, 2018Assignee: NXP USA, Inc.Inventors: Ganming Qin, Edouard D. De Fresart, Pon Sung Ku, Michael F. Petras, Moaniss Zitouni, Dragan Zupac
-
Publication number: 20170288051Abstract: A recess is formed at a semiconductor layer of a device to define a plurality of mesas. An active trench portion of the recess residing between adjacent mesas. A termination portion of the trench residing between the end of each mesa and a perimeter of the recess. The transverse spacing between the mesas and the lateral spacing between the mesas and an outer perimeter of a recess forming the mesas are substantially the same. A shield structure within the trench extends from the region between the mesas to the region between the ends of the mesas and the outer perimeter of the recess forming the mesas. A contact resides between a shield electrode terminal and the shield portion residing in the trench.Type: ApplicationFiled: May 25, 2017Publication date: October 5, 2017Inventors: Ganming Qin, Edouard D. De Fresart, Pon Sung Ku, Michael F. Petras, Moaniss Zitouni, Dragan Zupac
-
Patent number: 9680003Abstract: A recess is formed at a semiconductor layer of a device to define a plurality of mesas. An active trench portion of the recess residing between adjacent mesas. A termination portion of the trench residing between the end of each mesa and a perimeter of the recess. The transverse spacing between the mesas and the lateral spacing between the mesas and an outer perimeter of a recess forming the mesas are substantially the same. A shield structure within the trench extends from the region between the mesas to the region between the ends of the mesas and the outer perimeter of the recess forming the mesas. A contact resides between a shield electrode terminal and the shield portion residing in the trench.Type: GrantFiled: March 27, 2015Date of Patent: June 13, 2017Assignee: NXP USA, Inc.Inventors: Ganming Qin, Edouard D. De Fresart, Pon Sung Ku, Michael F. Petras, Moaniss Zitouni, Dragan Zupac
-
Patent number: 9553184Abstract: A semiconductor device includes a semiconductor layer disposed at a substrate and a plurality of active cells disposed at the semiconductor layer. Each active cell includes a trench extending into the semiconductor layer and a body region disposed in the semiconductor layer adjacent to a sidewall of the trench and at a first depth below the surface of the semiconductor layer. The semiconductor device further includes a termination cell disposed at the semiconductor layer adjacent to an edge of the plurality of active cells. The termination cell includes a trench extending into the semiconductor layer, and further includes a body region disposed in the semiconductor layer adjacent to a sidewall of the trench of the termination cell and at a second depth less than the first depth. The body regions of the active cells and of the termination cell have a conductivity type different than that of the semiconductor layer.Type: GrantFiled: August 29, 2014Date of Patent: January 24, 2017Assignee: NXP USA, INC.Inventors: Moaniss Zitouni, Edouard de Frésart, Pon Sung Ku, Ganming Qin
-
Patent number: 9515178Abstract: Semiconductor device structures and related fabrication methods are provided. An exemplary semiconductor device includes gate structures within a semiconductor substrate, a shielding structure within the semiconductor substrate that includes a first portion underlying a first gate structure and a second portion proximate an end of the gate structures, and a conductive structure overlying the second portion of the shielding structure and an end region of the semiconductor substrate. The conductive structure provides an electrical connection between the second portion of the shielding structure and the end region of the semiconductor substrate residing between the gate structures proximate the end of the gate structures.Type: GrantFiled: September 10, 2015Date of Patent: December 6, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Ganming Qin, Moaniss Zitouni
-
Patent number: 9472662Abstract: A bi-directional trench field effect power transistor. A layer stack extends over the top surface of the substrate, in which vertical trenches are present. An electrical path can be selectively enabled or disabled to allow current to flow in opposite directions through a body located laterally between the first and second vertical trenches. A shallow trench, more shallow than the first vertical trench and the second vertical trench is located between the first vertical trench and the second vertical trench and extend in the vertical direction from the top layer of the stack into the body, beyond an upper boundary of the body. The body is provided with a dopant, the concentration of the dopant is at least one order of magnitude higher in a region adjacent to the shallow trench than near the first vertical trench and the second vertical trench.Type: GrantFiled: September 30, 2015Date of Patent: October 18, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Evgueniy Stefanov, Edouard Denis De Fresart, Moaniss Zitouni
-
Publication number: 20160284838Abstract: A recess is formed at a semiconductor layer of a device to define a plurality of mesas. An active trench portion of the recess residing between adjacent mesas. A termination portion of the trench residing between the end of each mesa and a perimeter of the recess. The transverse spacing between the mesas and the lateral spacing between the mesas and an outer perimeter of a recess forming the mesas are substantially the same. A shield structure within the trench extends from the region between the mesas to the region between the ends of the mesas and the outer perimeter of the recess forming the mesas. A contact resides between a shield electrode terminal and the shield portion residing in the trench.Type: ApplicationFiled: March 27, 2015Publication date: September 29, 2016Inventors: GANMING QIN, EDOUARD D. DE FRESART, PON SUNG KU, MICHAEL F. PETRAS, MOANISS ZITOUNI, DRAGAN ZUPAC
-
Publication number: 20160247916Abstract: A bi-directional trench field effect power transistor. A layer stack extends over the top surface of the substrate, in which vertical trenches are present. An electrical path can be selectively enabled or disabled to allow current to flow in opposite directions through a body located laterally between the first and second vertical trenches. A shallow trench, more shallow than the first vertical trench and the second vertical trench is located between the first vertical trench and the second vertical trench and extend in the vertical direction from the top layer of the stack into the body, beyond an upper boundary of the body. The body is provided with a dopant, the concentration of the dopant is at least one order of magnitude higher in a region adjacent to the shallow trench than near the first vertical trench and the second vertical trench.Type: ApplicationFiled: September 30, 2015Publication date: August 25, 2016Inventors: EVGUENIY STEFANOV, EDOUARD DENIS DE FRESART, MOANISS ZITOUNI
-
Patent number: 9419128Abstract: A device includes a semiconductor substrate having a surface, a trench in the semiconductor substrate extending vertically from the surface, a body region laterally adjacent the trench, spaced from the surface, having a first conductivity type, and in which a channel is formed during operation, a drift region between the body region and the surface, and having a second conductivity type, a gate structure disposed in the trench alongside the body region, recessed from the surface, and configured to receive a control voltage is applied to control formation of the channel, and a gate dielectric layer disposed along a sidewall of the trench between the gate structure and the body region. The gate structure and the gate dielectric layer have a substantial vertical overlap with the drift region such that electric field magnitudes in the drift region are reduced through application of the control voltage.Type: GrantFiled: October 29, 2015Date of Patent: August 16, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Moaniss Zitouni, Edouard D. de Frésart, Pon Sung Ku, Michael F. Petras, Ganming Qin, Evgueniy N. Stefanov, Dragan Zupac
-
Patent number: 9397213Abstract: A semiconductor device includes a substrate and a semiconductor layer having a first conductivity type. The semiconductor device further includes first and second trenches extending into the semiconductor layer from a surface of the semiconductor layer, each of the first and second trenches including a corresponding gate electrode. The semiconductor device further includes a body region having a second conductivity type different than the first conductivity type and a source contact region having the first conductivity type. The body region is disposed in the semiconductor layer below the surface of the semiconductor layer and between a sidewall of the first trench and an adjacent sidewall of a second trench. The source contact region is disposed in the semiconductor layer between the body region and the surface of the semiconductor layer and extending between the sidewall of the first trench and the corresponding sidewall of the second trench.Type: GrantFiled: August 29, 2014Date of Patent: July 19, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Ganming Qin, Edouard de Frésart, Pon Sung Ku, Michael Petras, Moaniss Zitouni, Dragan Zupac
-
Patent number: 9368620Abstract: A semiconductor device includes a substrate and a semiconductor layer having a first conductivity type. The semiconductor device further includes first and second trenches extending into the semiconductor layer from a surface of the semiconductor layer, each of the first and second trenches including a corresponding gate electrode. The semiconductor device further includes a body region having a second conductivity type different than the first conductivity type and a source contact region having the first conductivity type. The body region is disposed in the semiconductor layer below the surface of the semiconductor layer and between a sidewall of the first trench and an adjacent sidewall of a second trench. The source contact region is disposed in the semiconductor layer between the body region and the surface of the semiconductor layer and extending between the sidewall of the first trench and the corresponding sidewall of the second trench.Type: GrantFiled: August 29, 2014Date of Patent: June 14, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Ganming Qin, Edouard de Frésart, Pon Sung Ku, Michael Petras, Moaniss Zitouni, Dragan Zupac
-
Patent number: 9362394Abstract: Power device termination structures and methods are disclosed herein. The structures include a trenched-gate semiconductor device. The trenched-gate semiconductor device includes a semiconducting material and an array of trenched-gate power transistors. The array defines an inner region including a plurality of inner transistors and an outer region including a plurality of outer transistors. The inner transistors include a plurality of inner trenches that has an average inner region spacing. The outer transistors include a plurality of outer trenches that has an average termination region spacing. The average termination region spacing is greater than the average inner region spacing or is selected such that a breakdown voltage of the plurality of outer transistors is greater than a breakdown voltage of the plurality of inner transistors.Type: GrantFiled: June 18, 2014Date of Patent: June 7, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Moaniss Zitouni, Edouard D. de Frésart, Pon Sung Ku, Ganming Qin
-
Patent number: 9324800Abstract: A bidirectional trench FET device includes a semiconductor substrate, a trench in the substrate extending vertically from the surface of the substrate, and a body region laterally adjacent the trench. A source region is disposed in the semiconductor substrate between the body region and the surface of the substrate. A dielectric layer is disposed over the surface and a body electrode is disposed over the dielectric layer. A body contact plug extends through the dielectric layer to interconnect the body region with the body electrode, and the body contact plug is electrically isolated from the source region. Two separate metal layers are implemented to make multiple body and source contacts electrically isolated from one another throughout the active area of the device. The low resistive path by the body contact plug and the separate metal layers enables suppression of bipolar snapback without losing bidirectional switching capability.Type: GrantFiled: February 11, 2015Date of Patent: April 26, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Pon Sung Ku, Edouard D. De Frèsart, Ganming Qin, Moaniss Zitouni, Dragan Zupac
-
Publication number: 20160064556Abstract: A semiconductor device includes a substrate and a semiconductor layer having a first conductivity type. The semiconductor device further includes first and second trenches extending into the semiconductor layer from a surface of the semiconductor layer, each of the first and second trenches including a corresponding gate electrode. The semiconductor device further includes a body region having a second conductivity type different than the first conductivity type and a source contact region having the first conductivity type. The body region is disposed in the semiconductor layer below the surface of the semiconductor layer and between a sidewall of the first trench and an adjacent sidewall of a second trench. The source contact region is disposed in the semiconductor layer between the body region and the surface of the semiconductor layer and extending between the sidewall of the first trench and the corresponding sidewall of the second trench.Type: ApplicationFiled: August 29, 2014Publication date: March 3, 2016Inventors: Ganming Qin, Edouard de Frésart, Pon Sung Ku, Michael Petras, Moaniss Zitouni, Dragan Zupac
-
Publication number: 20160064546Abstract: A semiconductor device includes a semiconductor layer disposed at a substrate and a plurality of active cells disposed at the semiconductor layer. Each active cell includes a trench extending into the semiconductor layer and a body region disposed in the semiconductor layer adjacent to a sidewall of the trench and at a first depth below the surface of the semiconductor layer. The semiconductor device further includes a termination cell disposed at the semiconductor layer adjacent to an edge of the plurality of active cells. The termination cell includes a trench extending into the semiconductor layer, and further includes a body region disposed in the semiconductor layer adjacent to a sidewall of the trench of the termination cell and at a second depth less than the first depth. The body regions of the active cells and of the termination cell have a conductivity type different than that of the semiconductor layer.Type: ApplicationFiled: August 29, 2014Publication date: March 3, 2016Inventors: Moaniss Zitouni, Edouard de Frésart, Pon Sung Ku, Ganming Qin
-
Publication number: 20160049508Abstract: A device includes a semiconductor substrate having a surface, a trench in the semiconductor substrate extending vertically from the surface, a body region laterally adjacent the trench, spaced from the surface, having a first conductivity type, and in which a channel is formed during operation, a drift region between the body region and the surface, and having a second conductivity type, a gate structure disposed in the trench alongside the body region, recessed from the surface, and configured to receive a control voltage is applied to control formation of the channel, and a gate dielectric layer disposed along a sidewall of the trench between the gate structure and the body region. The gate structure and the gate dielectric layer have a substantial vertical overlap with the drift region such that electric field magnitudes in the drift region are reduced through application of the control voltage.Type: ApplicationFiled: October 29, 2015Publication date: February 18, 2016Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Moaniss Zitouni, Edouard D. de Frésart, Pon Sung Ku, Michael F. Petras, Ganming Qin, Evgueniy N. Stefanov, Dragan Zupac
-
Publication number: 20150372130Abstract: Power device termination structures and methods are disclosed herein. The structures include a trenched-gate semiconductor device. The trenched-gate semiconductor device includes a semiconducting material and an array of trenched-gate power transistors. The array defines an inner region including a plurality of inner transistors and an outer region including a plurality of outer transistors. The inner transistors include a plurality of inner trenches that has an average inner region spacing. The outer transistors include a plurality of outer trenches that has an average termination region spacing. The average termination region spacing is greater than the average inner region spacing or is selected such that a breakdown voltage of the plurality of outer transistors is greater than a breakdown voltage of the plurality of inner transistors.Type: ApplicationFiled: June 18, 2014Publication date: December 24, 2015Applicant: Freescale Semiconductor Inc.Inventors: Moaniss Zitouni, Edouard D. de Frésart, Pon Sung Ku, Ganming Qin
-
Patent number: 9178027Abstract: A device includes a semiconductor substrate having a surface, a trench in the semiconductor substrate extending vertically from the surface, a body region laterally adjacent the trench, spaced from the surface, having a first conductivity type, and in which a channel is formed during operation, a drift region between the body region and the surface, and having a second conductivity type, a gate structure disposed in the trench alongside the body region, recessed from the surface, and configured to receive a control voltage is applied to control formation of the channel, and a gate dielectric layer disposed along a sidewall of the trench between the gate structure and the body region. The gate structure and the gate dielectric layer have a substantial vertical overlap with the drift region such that electric field magnitudes in the drift region are reduced through application of the control voltage.Type: GrantFiled: August 12, 2014Date of Patent: November 3, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Moaniss Zitouni, Edouard D. de Fresart, Pon Sung Ku, Michael F. Petras, Ganming Qin, Evgueniy N. Stefanov, Dragan Zupac
-
Patent number: 8963256Abstract: Latch-up of CMOS devices is improved by using a structure having electrically coupled but floating doped regions between the N-channel and P-channel devices. The doped regions desirably lie substantially parallel to the source-drain regions of the devices between the Pwell and Nwell regions in which the source-drain regions are located. A first (“N BAR”) doped region forms a PN junction with the Pwell, spaced apart from a source/drain region in the Pwell, and a second (“P BAR”) doped region forms a PN junction with the Nwell, spaced apart from a source/drain region in the Nwell. A further NP junction lies between the N BAR and P BAR regions. The N BAR and P BAR regions are ohmically coupled, preferably by a low resistance metal conductor, and otherwise floating with respect to the device or circuit reference potentials (e.g., Vss, Vdd).Type: GrantFiled: January 11, 2011Date of Patent: February 24, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Moaniss Zitouni, Patrice M. Parris
-
Publication number: 20110261500Abstract: Apparatus and related fabrication methods are provided for capacitor structures. One embodiment of a capacitor structure comprises a plurality of consecutive metal layers and another metal layer. Each via layer of a plurality of via layers is interposed between metal layers of the plurality of metal layers. The plurality of metal layers and the plurality of via layers are cooperatively configured to provide a first plurality of vertical conductive structures corresponding to a first electrode and a second plurality of vertical conductive structures corresponding to a second electrode. The plurality of consecutive metal layers form a plurality of vertically-aligned regions and provide intralayer electrical interconnections among the first plurality of vertical conductive structures.Type: ApplicationFiled: April 22, 2010Publication date: October 27, 2011Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Patrice M. Parris, Richard J. De Souza, Weize Chen, Moaniss Zitouni