Patents by Inventor Mohan J. Kumar
Mohan J. Kumar has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12189479Abstract: An apparatus and method are described for detecting and correcting data fetch errors within a processor core. For example, one embodiment of an instruction processing apparatus for detecting and recovering from data fetch errors comprises: at least one processor core having a plurality of instruction processing stages including a data fetch stage and a retirement stage; and error processing logic in communication with the processing stages to perform the operations of: detecting an error associated with data in response to a data fetch operation performed by the data fetch stage; and responsively performing one or more operations to ensure that the error does not corrupt an architectural state of the processor core within the retirement stage.Type: GrantFiled: November 23, 2022Date of Patent: January 7, 2025Assignee: Intel CorporationInventors: Theodros Yigzaw, Geeyarpuram N. Santhanakrishnan, Ganapati N. Srinivasa, Jose A. Vargas, Hisham Shafi, Michael Mishaeli, Ehud Cohen, Zeev Sperber, Shlomo Raikin, Mohan J. Kumar, Julius Y. Mandelblat
-
Patent number: 12164906Abstract: A modular microcode (uCode) patch method to support runtime persistent update and associated apparatus. The method enables BIOS uCode patches to be received during platform runtime operations and written to first and second uCode extension regions as uCode images for a firmware device layout that further includes a uCode base region in which a current uCode image is stored. Following a platform reset, the first and second uCode extension regions are inspected to determine if one or more valid and newer uCode images (than the current uCode image) are present. If so, the newest uCode image is booted rather than the current uCode image. Following a successful boot, the newest uCode image is copied to the uCode base region to sync-up the current uCode image to the newest version. In one aspect, received uCode images are written to the first and second uCode extension regions in an alternating manner to support roll-back.Type: GrantFiled: February 26, 2020Date of Patent: December 10, 2024Assignee: Intel CorporationInventors: Mohan J. Kumar, Sarathy Jayakumar, Chuan Song, Ruixia Li, Siyuan Fu, Jiaxin Wu, Lui He
-
Publication number: 20240372792Abstract: Embodiments are generally directed apparatuses, methods, techniques and so forth determine an access level of operation based on an indication received via one or more network links from a pod management controller, and enable or disable a firmware update capability for a firmware device based on the access level of operation, the firmware update capability to change firmware for the firmware device. Embodiments may also include determining one or more configuration settings of a plurality of configuration settings to enable for configuration based on the access level of operation, and enable configuration of the one or more configuration settings.Type: ApplicationFiled: July 19, 2024Publication date: November 7, 2024Applicant: Intel CorporationInventors: MURUGASAMY K. NACHIMUTHU, MOHAN J. KUMAR, VASUDEVAN SRINIVASAN
-
Patent number: 12081323Abstract: Embodiments are generally directed apparatuses, methods, techniques and so forth determine an access level of operation based on an indication received via one or more network links from a pod management controller, and enable or disable a firmware update capability for a firmware device based on the access level of operation, the firmware update capability to change firmware for the firmware device. Embodiments may also include determining one or more configuration settings of a plurality of configuration settings to enable for configuration based on the access level of operation, and enable configuration of the one or more configuration settings.Type: GrantFiled: March 3, 2023Date of Patent: September 3, 2024Assignee: Intel CorporationInventors: Murugasamy K. Nachimuthu, Mohan J. Kumar, Vasudevan Srinivasan
-
Patent number: 12073255Abstract: Technologies for providing latency-aware consensus management in a disaggregated system include a compute device. The compute device includes circuitry to determine latencies associated with subsystems of the disaggregated system. Additionally, the circuitry is to determine, as a function of the determined latencies, a time period in which a configuration change to the disaggregated system is to reach a consistent state in the subsystems.Type: GrantFiled: July 2, 2019Date of Patent: August 27, 2024Assignee: Intel CorporationInventors: Mrittika Ganguli, Murugasamy K. Nachimuthu, Muralidharan Sundararajan, Susanne M. Balle, Mohan J. Kumar
-
Publication number: 20240241761Abstract: Technologies for composing a managed node with multiple processors on multiple compute sleds to cooperatively execute a workload include a memory, one or more processors connected to the memory, and an accelerator. The accelerator further includes a coherence logic unit that is configured to receive a node configuration request to execute a workload. The node configuration request identifies the compute sled and a second compute sled to be included in a managed node. The coherence logic unit is further configured to modify a portion of local working data associated with the workload on the compute sled in the memory with the one or more processors of the compute sled, determine coherence data indicative of the modification made by the one or more processors of the compute sled to the local working data in the memory, and send the coherence data to the second compute sled of the managed node.Type: ApplicationFiled: March 27, 2024Publication date: July 18, 2024Applicant: Intel CorporationInventors: Mohan J. Kumar, Murugasamy K. Nachimuthu, Krishna Bhuyan
-
Patent number: 12008359Abstract: Examples described herein provide a central processing unit (CPU) to reserve a region of memory for use to store both a boot firmware code and a second boot firmware code and to perform the second boot firmware code without reboot. The reserved region of memory can be a region that is not configured for access by an operating system (OS). The reserved region of memory comprises System Management Random Access Memory (SMRAM). If a first interrupt handler is not overwritten after a second boot firmware code is stored, the CPU can roll back to use of the first interrupt handler.Type: GrantFiled: February 13, 2020Date of Patent: June 11, 2024Assignee: Intel CorporationInventors: Sarathy Jayakumar, Mohan J. Kumar, Murugasamy K. Nachimuthu, Michael A. Rothman
-
Publication number: 20240160585Abstract: A first die has a port to couple the first die to a second die over a die-to-die interconnect. The port includes circuitry to implement a physical layer of the die-to-die interconnect, send first protocol identification data over the physical layer to identify a first protocol in a plurality of protocols, send first data over the interconnect to the second die, wherein the first data comprise data of the first protocol, send second protocol identification data over the physical layer to identify a different second protocol in the plurality of protocols, and send second data over the interconnect to the second die, wherein the second data comprise flits of the second protocol.Type: ApplicationFiled: January 22, 2024Publication date: May 16, 2024Applicant: Intel CorporationInventors: Debendra Das Sharma, Robert G. Blankenship, Suresh S. Chittor, Kenneth C. Creta, Balint Fleischer, Michelle C. Jen, Mohan J. Kumar, Brian S. Morris
-
Publication number: 20240160431Abstract: Examples described herein relate to updating boot firmware code or microcode. In some examples, a management controller includes a memory and a system processor, coupled to the management controller, is to: based on a first configuration, perform a boot operation by a read of first boot firmware code from the memory of the management controller. Based on a second configuration, the system processor is to perform a boot operation by a read of second boot firmware code from a flash memory.Type: ApplicationFiled: December 20, 2023Publication date: May 16, 2024Inventors: Mohan J. KUMAR, Murugasamy K. NACHIMUTHU, Daniel K. OSAWA, Maciej PLUCINSKI, Avinash CHANDRASEKARAN
-
Patent number: 11977923Abstract: Technologies for composing a managed node with multiple processors on multiple compute sleds to cooperatively execute a workload include a memory, one or more processors connected to the memory, and an accelerator. The accelerator further includes a coherence logic unit that is configured to receive a node configuration request to execute a workload. The node configuration request identifies the compute sled and a second compute sled to be included in a managed node. The coherence logic unit is further configured to modify a portion of local working data associated with the workload on the compute sled in the memory with the one or more processors of the compute sled, determine coherence data indicative of the modification made by the one or more processors of the compute sled to the local working data in the memory, and send the coherence data to the second compute sled of the managed node.Type: GrantFiled: January 31, 2023Date of Patent: May 7, 2024Assignee: Intel CorporationInventors: Mohan J. Kumar, Murugasamy K. Nachimuthu, Krishna Bhuyan
-
Patent number: 11972243Abstract: Examples include updating firmware for a persistent memory module in a computing system during runtime. Examples include copying a new version of persistent memory module firmware into an available area of random-access memory (RAM) in the persistent memory module, and transferring processing of a current version of persistent memory module firmware to the new version of persistent memory module firmware during runtime of the computing system, without a reset of the computing system and without quiesce of access to persistent memory media in the persistent memory module, while continuing to perform critical event handling by the current version of persistent memory module firmware.Type: GrantFiled: September 24, 2020Date of Patent: April 30, 2024Assignee: SK Hynix NAND Product Solutions Corp.Inventors: Murugasamy K. Nachimuthu, Mohan J. Kumar, Muthukumar P. Swaminathan, Daniel K. Osawa, Maciej Plucinski
-
Patent number: 11960900Abstract: Technologies for fast boot-up of a compute device with error-correcting code (ECC) memory are disclosed. A basic input/output system (BIOS) of a compute device may assign memory addresses of the ECC memory to different processors on the compute device. The processors may then initialize the ECC memory in parallel by writing to the ECC memory. The processors may write to the ECC memory with direct-store operations that are immediately written to the ECC memory instead of being cached. The BIOS may continue to operation on one processor while the rest of the processors initialize the ECC memory.Type: GrantFiled: December 28, 2019Date of Patent: April 16, 2024Assignee: Intel CorporationInventors: Murugasamy K. Nachimuthu, Rajat Agarwal, Mohan J. Kumar
-
Patent number: 11941391Abstract: A microcode (uCode) hot-upgrade method for bare metal cloud deployment and associated apparatus. The uCode hot-upgrade method applies a uCode patch to a firmware storage device (e.g., BIOS SPI flash) through an out-of-band controller (e.g., baseboard management controller (BMC)). In conjunction with receiving a uCode patch, a uCode upgrade interrupt service is triggered to upgrade uCode for one or more CPUs in a bare-metal cloud platform during runtime of a tenant host operating system (OS) using an out-of-bound process. This innovation enables cloud service providers to deploy uCode hot-patches to bare metal servers for persistent storage and live-patch without touching the tenant operating system environment.Type: GrantFiled: April 6, 2020Date of Patent: March 26, 2024Assignee: Intel CorporationInventors: Mohan J. Kumar, Sarathy Jayakumar, Chuan Song, Ruixia Li, Xiaojin Yuan, Haiyue Wang, Chong Han
-
Patent number: 11922220Abstract: Embodiments of systems, apparatuses and methods provide enhanced function as a service (FaaS) to users, e.g., computer developers and cloud service providers (CSPs). A computing system configured to provide such enhanced FaaS service include one or more controls architectural subsystems, software and orchestration subsystems, network and storage subsystems, and security subsystems. The computing system executes functions in response to events triggered by the users in an execution environment provided by the architectural subsystems, which represent an abstraction of execution management and shield the users from the burden of managing the execution. The software and orchestration subsystems allocate computing resources for the function execution by intelligently spinning up and down containers for function code with decreased instantiation latency and increased execution scalability while maintaining secured execution.Type: GrantFiled: April 16, 2019Date of Patent: March 5, 2024Assignee: Intel CorporationInventors: Mohammad R. Haghighat, Kshitij Doshi, Andrew J. Herdrich, Anup Mohan, Ravishankar R. Iyer, Mingqiu Sun, Krishna Bhuyan, Teck Joo Goh, Mohan J. Kumar, Michael Prinke, Michael Lemay, Leeor Peled, Jr-Shian Tsai, David M. Durham, Jeffrey D. Chamberlain, Vadim A. Sukhomlinov, Eric J. Dahlen, Sara Baghsorkhi, Harshad Sane, Areg Melik-Adamyan, Ravi Sahita, Dmitry Yurievich Babokin, Ian M. Steiner, Alexander Bachmutsky, Anil Rao, Mingwei Zhang, Nilesh K. Jain, Amin Firoozshahian, Baiju V. Patel, Wenyong Huang, Yeluri Raghuram
-
Patent number: 11893379Abstract: Systems, apparatuses and methods may provide for technology that exchanges activation information between system firmware and an operating system (OS), wherein the activation information includes one or more of status information, activation state information, capability information, activation time information or quiesce time information. The technology also conducts a runtime upgrade of the device firmware based on the activation information, wherein the runtime upgrade bypasses a reboot of the computing system.Type: GrantFiled: August 18, 2020Date of Patent: February 6, 2024Assignee: Intel CorporationInventors: Murugasamy K. Nachimuthu, Deepak Gandiga Shivakumar, Dan Williams, Tiffany Kasanicky, Krzysztof Rusocki, Nicholas Moulin, Mohan J. Kumar
-
Publication number: 20240013851Abstract: A system provides DO-level sparing to spare a fault of a data signal (DQ) line of a memory bus. The data bus has multiple data dynamic random access memory (DRAM) devices and at least one error correction code (ECC) DRAM device coupled to it. An error manager can be in the memory controller or in a platform error controller. The error manager to detect a DQ failure and dynamically switches ECC mode on the fly. The error manager can map out data bits of the DQ and remap ECC bits of the at least one ECC DRAM device to the mapped out data bits of the DQ.Type: ApplicationFiled: September 25, 2023Publication date: January 11, 2024Inventors: Hang CHEN, Shen ZHOU, Kuljit S. BAINS, Mohan J. KUMAR, Antonio J. HASBUN MARIN
-
Publication number: 20230418686Abstract: Technologies for providing efficient pooling for a system that includes a hyper converged infrastructure. A sled of the system includes a network interface controller that includes a first bridge logic unit to communicatively couple to a network of bridge logic units.Type: ApplicationFiled: July 7, 2023Publication date: December 28, 2023Inventors: Mohan J. Kumar, Murugasamy K. Nachimuthu
-
Patent number: 11838113Abstract: Embodiments are generally directed apparatuses, methods, techniques and so forth to receive a sled manifest comprising identifiers for physical resources of a sled, receive results of an authentication and validation operations performed to authenticate and validate the physical resources of the sled, determine whether the results of the authentication and validation operations indicate the physical resources are authenticate or not authenticate. Further and in response to the determination that the results indicate the physical resources are authenticated, permit the physical resources to process a workload, and in response to the determination that the results indicate the physical resources are not authenticated, prevent the physical resources from processing the workload.Type: GrantFiled: October 17, 2019Date of Patent: December 5, 2023Assignee: INTEL CORPORATIONInventors: Alberto J. Munoz, Murugasamy K. Nachimuthu, Mohan J. Kumar, Wojciech Powiertowski, Sergiu D. Ghetie, Neeraj S. Upasani, Sagar V. Dalvi, Chukwunenye S. Nnebe, Jeanne Guillory
-
Patent number: 11831486Abstract: Mechanisms for out-of-band (OOB) management of Field Programmable Gate Array (FPGA) bitstreams and associated methods, apparatus, systems and firmware. Under a first OOB mechanism, a management component, such as a baseband management controller (BMC) is coupled to a processor including an agent in a compute node that includes an FGPA. An FPGA bitstream file is provided to the BMC, and the agent reads the file from the BMC and streams the FPGA bitstream contents in the file to the FPGA to program it. Under second and third OOB mechanisms, a pointer to an FPGA bitstream file that identifies the location of the file that is accessible via a network or fabric is provided to the BMC or other management entity. The BMC/management entity forwards the pointer to BIOS running on the compute node or an agent on the processor. The BIOS or agent then uses the pointer to retrieve the FPGA bitstream file via the network or fabric, as applicable, and streams the FPGA bitstream to the FPGA to program it.Type: GrantFiled: March 23, 2022Date of Patent: November 28, 2023Assignee: Intel CorporationInventors: Murugasamy K. Nachimuthu, Mohan J. Kumar
-
Patent number: 11748172Abstract: Technologies for providing efficient pooling for a system that includes a hyper converged infrastructure. A sled of the system includes a network interface controller that includes a first bridge logic unit to communicatively couple to a network of bridge logic units. The first bridge logic unit is further to obtain, from a requestor device, a request to access a requested device, determine whether the requested device is on the present sled or on a remote sled different from the present sled, selectively power on, in response to a determination that the requested device is located on the present sled, the requested device, communicate, in response to a determination that the requested device is on the remote sled, with a second bridge logic unit of the remote sled, and provide, to the requestor device through the first bridge logic unit, access to the requested device.Type: GrantFiled: December 29, 2017Date of Patent: September 5, 2023Assignee: Intel CorporationInventors: Mohan J. Kumar, Murugasamy K. Nachimuthu