Patents by Inventor Mohan Kulkarni
Mohan Kulkarni has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250087296Abstract: Various implementations described herein are directed to a device having a bank of bitcells split into a plurality of portions including a first row slice of the bitcells and a second row slice of the bitcells. Also, the device may have control circuitry configured to access and repair a first bitcell in the first row slice with a first row address and a second bitcell in the second row slice with a second row address that is different than the first row address.Type: ApplicationFiled: September 7, 2023Publication date: March 13, 2025Inventors: Andy Wangkun Chen, Khushal Gelda, Ramesh Manohar, Teresa Louise Mclaurin, Prashant Mohan Kulkarni
-
Publication number: 20240160795Abstract: A peripheral device, for use with a host, comprises one or more compute elements a security module and at least one encryption unit. The security module is configured to form a trusted execution environment on the peripheral device for processing sensitive data using sensitive code. The sensitive data and sensitive code are provided by a trusted computing entity which is in communication with the host computing device. The at least one encryption unit is configured to encrypt and decrypt data transferred between the trusted execution environment and the trusted computing entity via the host computing device. The security module is configured to compute and send an attestation to the trusted computing entity to attest that the sensitive code is in the trusted execution environment.Type: ApplicationFiled: January 22, 2024Publication date: May 16, 2024Inventors: Stavros VOLOS, David Thomas CHISNALL, Saurabh Mohan KULKARNI, Kapil VASWANI, Manuel COSTA, Samuel Alexander WEBSTER, Cédric Alain Marie FOURNET, Richard OSBORNE, Daniel John Pelham WILKINSON, Graham Bernard CUNNINGHAM
-
Patent number: 11921911Abstract: A peripheral device, for use with a host, comprises one or more compute elements a security module and at least one encryption unit. The security module is configured to form a trusted execution environment on the peripheral device for processing sensitive data using sensitive code. The sensitive data and sensitive code are provided by a trusted computing entity which is in communication with the host computing device. The at least one encryption unit is configured to encrypt and decrypt data transferred between the trusted execution environment and the trusted computing entity via the host computing device. The security module is configured to compute and send an attestation to the trusted computing entity to attest that the sensitive code is in the trusted execution environment.Type: GrantFiled: July 13, 2021Date of Patent: March 5, 2024Assignee: Microsoft Technology Licensing, LLC.Inventors: Stavros Volos, David Thomas Chisnall, Saurabh Mohan Kulkarni, Kapil Vaswani, Manuel Costa, Samuel Alexander Webster, Cédric Alain Marie Fournet, Richard Osborne, Daniel John Pelham Wilkinson, Graham Bernard Cunningham
-
Patent number: 11544537Abstract: Embodiments of the present disclosure include a method for token-position handling comprising: processing a first sequence of tokens to produce a second sequence of tokens, wherein the second sequence of tokens has a smaller number of tokens than the first sequence of tokens; masking at least some tokens in the second sequence to produce masked tokens; moving the masked tokens to the beginning of the second sequence to produce a third sequence; encoding tokens in the third sequence into a set of numeric vectors in a first array; and processing the first array in a transformer neural network to determine correlations among the third sequence, the processing the first array producing a second array.Type: GrantFiled: April 14, 2020Date of Patent: January 3, 2023Assignee: Microsoft Technology Licensing, LLCInventors: Andrew Wagner, Tiyasa Mitra, Sujeeth Subramanya Bharadwaj, Marc Tremblay, Saurabh Mohan Kulkarni
-
Patent number: 11475303Abstract: Techniques for training neural networks are provided. According to one set of embodiments, a first array is processed in a spreading component to produce a second array, where a first dimension of the first array corresponds to at least one sequence of approximately orthogonal numeric vectors representing tokens, and where the spreading component combines values along the first dimension. The second array is processed in a transformer neural network to determine correlations between the sequence, which produces a third array. One or more batches of the third array are processed in a de-spreading component to produce a fourth array.Type: GrantFiled: April 14, 2020Date of Patent: October 18, 2022Assignee: Microsoft Technology Licensing, LLCInventors: Andrew Wagner, Tiyasa Mitra, Sujeeth Subramanya Bharadwaj, Saurabh Mohan Kulkarni, Marc Tremblay
-
Publication number: 20210342492Abstract: A peripheral device, for use with a host, comprises one or more compute elements a security module and at least one encryption unit. The security module is configured to form a trusted execution environment on the peripheral device for processing sensitive data using sensitive code. The sensitive data and sensitive code are provided by a trusted computing entity which is in communication with the host computing device. The at least one encryption unit is configured to encrypt and decrypt data transferred between the trusted execution environment and the trusted computing entity via the host computing device. The security module is configured to compute and send an attestation to the trusted computing entity to attest that the sensitive code is in the trusted execution environment.Type: ApplicationFiled: July 13, 2021Publication date: November 4, 2021Inventors: Stavros VOLOS, David Thomas CHISNALL, Saurabh Mohan KULKARNI, Kapil VASWANI, Manuel COSTA, Samuel Alexander WEBSTER, Cédric Alain Marie FOURNET, Richard OSBORNE, Daniel John Pelham WILKINSON, Graham Bernard CUNNINGHAM
-
Publication number: 20210319309Abstract: Techniques for training neural networks are provided. According to one set of embodiments, a first array is processed in a spreading component to produce a second array, where a first dimension of the first array corresponds to at least one sequence of approximately orthogonal numeric vectors representing tokens, and where the spreading component combines values along the first dimension. The second array is processed in a transformer neural network to determine correlations between the sequence, which produces a third array. One or more batches of the third array are processed in a de-spreading component to produce a fourth array.Type: ApplicationFiled: April 14, 2020Publication date: October 14, 2021Inventors: Andrew WAGNER, Tiyasa MITRA, Sujeeth Subramanya BHARADWAJ, Saurabh Mohan KULKARNI, Marc TREMBLAY
-
Publication number: 20210319288Abstract: Embodiments of the present disclosure include a method for token-position handling comprising: processing a first sequence of tokens to produce a second sequence of tokens, wherein the second sequence of tokens has a smaller number of tokens than the first sequence of tokens; masking at least some tokens in the second sequence to produce masked tokens; moving the masked tokens to the beginning of the second sequence to produce a third sequence; encoding tokens in the third sequence into a set of numeric vectors in a first array; and processing the first array in a transformer neural network to determine correlations among the third sequence, the processing the first array producing a second array.Type: ApplicationFiled: April 14, 2020Publication date: October 14, 2021Inventors: Andrew WAGNER, Tiyasa MITRA, Sujeeth Subramanya BHARADWAJ, Marc TREMBLAY, Saurabh Mohan KULKARNI
-
Patent number: 11126757Abstract: A peripheral device, for use with a host, comprises one or more compute elements a security module and at least one encryption unit. The security module is configured to form a trusted execution environment on the peripheral device for processing sensitive data using sensitive code. The sensitive data and sensitive code are provided by a trusted computing entity which is in communication with the host computing device. The at least one encryption unit is configured to encrypt and decrypt data transferred between the trusted execution environment and the trusted computing entity via the host computing device. The security module is configured to compute and send an attestation to the trusted computing entity to attest that the sensitive code is in the trusted execution environment.Type: GrantFiled: October 19, 2018Date of Patent: September 21, 2021Assignee: Microsoft Technology Licensing, LLCInventors: Stavros Volos, David Thomas Chisnall, Saurabh Mohan Kulkarni, Kapil Vaswani, Manuel Costa, Samuel Alexander Webster, Cédric Alain Marie Fournet
-
Publication number: 20200125772Abstract: A peripheral device, for use with a host, comprises one or more compute elements a security module and at least one encryption unit. The security module is configured to form a trusted execution environment on the peripheral device for processing sensitive data using sensitive code. The sensitive data and sensitive code are provided by a trusted computing entity which is in communication with the host computing device. The at least one encryption unit is configured to encrypt and decrypt data transferred between the trusted execution environment and the trusted computing entity via the host computing device. The security module is configured to compute and send an attestation to the trusted computing entity to attest that the sensitive code is in the trusted execution environment.Type: ApplicationFiled: October 19, 2018Publication date: April 23, 2020Inventors: Stavros VOLOS, David Thomas CHISNALL, Saurabh Mohan KULKARNI, Kapil VASWANI, Manuel COSTA, Samuel Alexander WEBSTER, Cédric Alain Marie FOURNET
-
Patent number: 10564930Abstract: Reduced precision computer number formats inherently limit the quantity of discrete numeric values that can be represented. Therefore, the solution values of an arithmetic function, for each numeric value that is individually and uniquely expressible utilizing such a reduced precision computer number format, can be precomputed since the quantity of unique solution values can be limited to a quantity that can be conveniently stored, such as in an array. Subsequently, rather than computing the solution value of such an arithmetic function, for a given input value, the precomputed array can be referenced and a solution value corresponding to the given input value can be read from the array. Reading numeric values from an array can be substantially faster than computing solution values of a computationally-expensive arithmetic function.Type: GrantFiled: April 9, 2018Date of Patent: February 18, 2020Assignee: Microsoft Technology Licensing, LLCInventors: Saurabh Mohan Kulkarni, Marc Tremblay
-
Publication number: 20190310826Abstract: Reduced precision computer number formats inherently limit the quantity of discrete numeric values that can be represented. Therefore, the solution values of an arithmetic function, for each numeric value that is individually and uniquely expressible utilizing such a reduced precision computer number format, can be precomputed since the quantity of unique solution values can be limited to a quantity that can be conveniently stored, such as in an array. Subsequently, rather than computing the solution value of such an arithmetic function, for a given input value, the precomputed array can be referenced and a solution value corresponding to the given input value can be read from the array. Reading numeric values from an array can be substantially faster than computing solution values of a computationally-expensive arithmetic function.Type: ApplicationFiled: April 9, 2018Publication date: October 10, 2019Inventors: Saurabh Mohan KULKARNI, Marc TREMBLAY
-
Patent number: 9399075Abstract: Compositions of nanoparticles functionalized with at least one zwitterionic moiety, methods for making a plurality of nanoparticles, and methods of their use as diagnostic agents are provided. The nanoparticles have characteristics that result in minimal retention of the particles in the body compared to other nanoparticles. The nanoparticle comprising a nanoparticulate transition metal oxide covalently functionalized with a silane-functionalized non-targeting zwitterionic moiety.Type: GrantFiled: April 29, 2013Date of Patent: July 26, 2016Assignee: General Electric CompanyInventors: Matthew David Butts, Robert Edgar Colborn, Peter John Bonitatibus, Jr., Andrew Soliz Torres, Brian Christopher Bales, Michael Ernest Marino, Bruce Allan Hay, Amit Mohan Kulkarni
-
Patent number: 9149545Abstract: The present invention is generally directed to core/shell nanoparticles, wherein such core/shell nanoparticles comprise a nanoparticle core and a nanoshell disposed about the nanoparticle core such that, in the aggregate, they form a core/shell nanoparticle that is operable for use as an imaging agent in X-ray/computed tomography (CT). Typically, such core/shell nanoparticle-based X-ray CT imaging agents further comprise a targeting species for targeting the imaging agent to diseased sites. Included herein are methods for forming such agents, comprising forming an ensemble of core/shell nanoparticles, wherein the mean diameter of the ensemble of core/shell nanoparticles is selected so as to render the nanoparticles in the ensemble substantially clearable by a mammalian kidney.Type: GrantFiled: November 24, 2008Date of Patent: October 6, 2015Assignee: General Electric CompanyInventors: Peter John Bonitatibus, Jr., David Cheney deMoulpied, Andrew Soliz Torres, Amit Mohan Kulkarni, Robert Edgar Colborn, Paul William Buckley
-
Publication number: 20140305535Abstract: A reinforced pipeline liner designed to facilitate installation and systems and methods for producing and installing a reinforced pipeline liner. A reinforced pipeline liner can comprise a body portion having a layer of matrix material, the layer having an inner surface and an outer surface, and a plurality of interspersed reinforcement structures embedded within the body portion. The reinforcement structures are positioned between the inner surface and outer surface of the layer and circumferentially offset from the other reinforcement structures. Additionally, the body portion may have multiple thicknesses.Type: ApplicationFiled: April 4, 2014Publication date: October 16, 2014Inventors: Timothy D. Anderson, Mohan Kulkarni, Stefan J. Glen, Matthew E. Sexton, Elson B. Fish, Michelle A. Fiwek, Scott R. Farrisee
-
Patent number: 8728529Abstract: Compositions of nanoparticles functionalized with at least one zwitterionic moiety, methods for making a plurality of nanoparticles, and methods of their use as diagnostic agents are provided. The nanoparticles have characteristics that result in minimal retention of the particles in the body compared to other nanoparticles. The nanoparticle comprises a core, having a core surface essentially free of silica, and a shell attached to the core surface. The shell comprises at least one silane-functionalized zwitterionic moiety.Type: GrantFiled: December 29, 2008Date of Patent: May 20, 2014Assignee: General Electric CompanyInventors: Matthew David Butts, Robert Edgar Colborn, Peter John Bonitatibus, Jr., Amit Mohan Kulkarni, Bruce Allan Hay, Andrew Soliz Torres, Brian Christopher Bales, Michael Ernest Marino
-
Patent number: 8574549Abstract: Compositions of nanoparticles functionalized with at least one zwitterionic moiety, methods for making a plurality of nanoparticles, and methods of their use as diagnostic agents are provided. The nanoparticles have characteristics that result in minimal retention of the particles in the body compared to other nanoparticles. The nanoparticle comprises a core, having a core surface essentially free of silica, and a shell attached to the core surface. The shell comprises at least one silane-functionalized zwitterionic moiety.Type: GrantFiled: December 29, 2008Date of Patent: November 5, 2013Assignee: General Electric CompanyInventors: Matthew David Butts, Robert Edgar Colborn, Peter John Bonitatibus, Jr., Amit Mohan Kulkarni, Bruce Allan Hay, Andrew Soliz Torres, Brian Christopher Bales, Michacl Ernest Marino
-
Patent number: 8438437Abstract: A scannable integrated circuit (100) including a functional integrated circuit (P1, P2) having scan chains, multiple scan decompressors (120.1, 120.2), each operable to supply scan bits to some of the scan chains (101.k, 102.k), a shared scan-programmable control circuit (110, 300), a tree circuit (400) coupled with the functional integrated circuit (P1, P2), the shared scan-programmable control circuit (110, 300) coupled to control the tree circuit (400), and a selective coupling circuit (180) operable to provide selective coupling with the shared scan-programmable control circuit (110, 300) for scan programming through any of the multiple scan decompressors (120.1, 120.2). Other circuits, devices, systems, and processes of operation and manufacture are disclosed.Type: GrantFiled: November 3, 2010Date of Patent: May 7, 2013Assignee: Texas Instruments IncorporatedInventors: Arvind Jain, Prashant Mohan Kulkarni, Srinivas Kumar Vooka, Sundarrajan Subramanian, Rubin Ajit Parekhji
-
Patent number: 8246932Abstract: Composition of non-radioactive traceable metal isotope-enriched nanoparticles, and methods of their use for determining in-vivo biodistribution are provided. The methods comprise the steps of: (a) introducing the nanoparticles into the biological material, wherein the nanoparticles comprise at least one inorganic core, and the inorganic core comprises at least two metal isotopes in a predetermined ratio; wherein at least one metal isotope is enriched non-radioactive traceable metal isotope and (b) determining the distribution of the nanoparticles in the biological material based on the predetermined ratio of the metal isotopes.Type: GrantFiled: March 28, 2008Date of Patent: August 21, 2012Assignee: General Electric CompanyInventors: Peter John Bonitatibus, Jr., Amit Mohan Kulkarni, Andrew Soliz Torres, Ying Zhou, Chiaki Treynor, Daniel Eugene Meyer
-
Publication number: 20120030532Abstract: A scannable integrated circuit (100) including a functional integrated circuit (P1, P2) having scan chains, multiple scan decompressors (120.1, 120.2), each operable to supply scan bits to some of the scan chains (101.k, 102.k), a shared scan-programmable control circuit (110, 300), a tree circuit (400) coupled with the functional integrated circuit (P1, P2), the shared scan-programmable control circuit (110, 300) coupled to control the tree circuit (400), and a selective coupling circuit (180) operable to provide selective coupling with the shared scan-programmable control circuit (110, 300) for scan programming through any of the multiple scan decompressors (120.1, 120.2). Other circuits, devices, systems, and processes of operation and manufacture are disclosed.Type: ApplicationFiled: November 3, 2010Publication date: February 2, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Arvind Jain, Prashant Mohan Kulkarni, Srinivas Kumar Vooka, Sundarrajan Subramanian, Rubin Ajit Parekhji