Patents by Inventor Mohyee Mikhemar

Mohyee Mikhemar has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 12155522
    Abstract: A transmitter includes a first digital-to-analog converter (DAC) circuit consisting of a first set of unary cells to mix a first set of digital input data with a first clock signal. A second DAC circuit includes a second set of unary cells to mix a second set of digital input data with a second clock signal. A third circuit provides signals to the first DAC circuit and the second DAC circuit to implement an assignment scheme to assign either an in-phase (I) component or a quadrature (Q) component to the first set of unary cells and the second set of unary cells. Based on the assignment scheme, the first set of digital input data include I-data and Q-data, and the second set of digital input data include I-data and Q-data.
    Type: Grant
    Filed: April 10, 2023
    Date of Patent: November 26, 2024
    Assignee: Avago Technologies International Sales Pte. Limited
    Inventors: Mohyee Mikhemar, Alvin Lai Lin, Andrew J. Blanksby, Sudharshan Srinivasan, Ahmed Sayed, Wei-Hong Chen, Arya Behzad
  • Publication number: 20240361425
    Abstract: A device includes a port and a transformer. The transformer includes a first coil that has a first node and a second node and a second coil that is coupled to the output port. The device also includes a pulse generator coupled to the first node to generate two or more pulses with a first period on the first node and a delay module that is coupled between the second node of the first coil and the pulse generator. The delay module is generates a time delay to the two or more pulses of the pulse generator before the two or more pulses are delivered to the second node. The second coil provides a signal at the port.
    Type: Application
    Filed: April 25, 2023
    Publication date: October 31, 2024
    Inventors: Mohyee MIKHEMAR, Alvin Lai LIN, Ahmed SAYED, Wei-Hong CHEN, Sudharshan SRINIVASAN, Arya BEHZAD, Andrew J. BLANKSBY, Tirdad SOWLATI
  • Publication number: 20240348262
    Abstract: An system includes a port to receive a number of bits at a first frequency. One or more cells generate a signal for a channel with a channel frequency that is N times greater than the first frequency. The cells transmit at a second frequency that is M times greater than the first frequency but is smaller than the channel frequency. Interface links are coupled between a portion of the input bits of the port and the one or more cells and the portion of the input bits is encoded by thermometer coded T bits such that each one of the T bits is encoded by M repeated parallel bits having a value of a respective T bit. Each interface link includes M interface lines between each T bit and each first cell, and M is smaller than N to reduce the number of interface lines for the T bits.
    Type: Application
    Filed: April 11, 2023
    Publication date: October 17, 2024
    Inventors: Mohyee MIKHEMAR, Alvin Lai LIN, Andrew J. BLANKSBY, Tirdad SOWLATI, Arya BEHZAD
  • Publication number: 20240340030
    Abstract: An apparatus includes a first circuit to receive a first input data, a second input data and coefficients, generate a first distortion term and a second distortion term based, respectively on the first input data and the coefficients and the second input data and the coefficients, and change a polarity of the first distortion term and the second distortion term. A first subtraction circuit subtracts the first distortion term from the first input data and generates first difference data, and a second subtraction circuit subtracts the second distortion term from the second input data and generates second difference data. A transmit data-path generates a RF output. The first difference data and the second difference data compensate, based on the polarity changes of the first distortion term and the second distortion term, respectively, one or more impairments of the RF output.
    Type: Application
    Filed: April 10, 2023
    Publication date: October 10, 2024
    Inventors: Mohyee MIKHEMAR, Alvin Lai Lin, Andrew J. Blanksby, Sudharshan Srinivasan, Arya Behzad, Bevin George Perumana
  • Publication number: 20240340018
    Abstract: A transmitter includes a first circuit to generate multiphase pulses, and a second circuit to mix a set of in-phase (I) data and quadrature (Q) data with the multiphase pulses and to generate an output radiofrequency (RF) signal. The multiple pulses include multiple I pulses and multiple Q pulses each comprising a pulse that includes a duty cycle such that a first null appears at a third harmonic frequency in a frequency spectrum of the pulse.
    Type: Application
    Filed: April 10, 2023
    Publication date: October 10, 2024
    Inventors: Mohyee MIKHEMAR, Alvin Lai Lin, Arya Behzad, Wei-Hong Chen, Ahmed Hamza Sayed
  • Publication number: 20240340213
    Abstract: A transmitter includes a first digital-to-analog converter (DAC) circuit consisting of a first set of unary cells to mix a first set of digital input data with a first clock signal. A second DAC circuit includes a second set of unary cells to mix a second set of digital input data with a second clock signal. A third circuit provides signals to the first DAC circuit and the second DAC circuit to implement an assignment scheme to assign either an in-phase (I) component or a quadrature (Q) component to the first set of unary cells and the second set of unary cells. Based on the assignment scheme, the first set of digital input data include I-data and Q-data, and the second set of digital input data include I-data and Q-data.
    Type: Application
    Filed: April 10, 2023
    Publication date: October 10, 2024
    Inventors: Mohyee MIKHEMAR, Alvin Lai LIN, Andrew J. BLANKSBY, Sudharshan SRINIVASAN, Ahmed SAYED, Wei-Hong CHEN, Arya BEHZAD
  • Patent number: 12041156
    Abstract: The present disclosure describes a system that can include an antenna; a receive (Rx) path coupled to the antenna; and a transmit (Tx) path comprising a balun; and a radio frequency (RF) attenuator comprising a first port and a second port, the balun coupled to the first port, the antenna coupled to the second port. The RF attenuator can include a first switch coupled between the first port and the second port; a second switch and a first attenuator coupled to each other in series between the first port and the second port, the first attenuator having a first attenuator value; and a third switch and a second attenuator coupled to each other in series between the first port and the second port, the second attenuator having a second attenuator value greater than the first attenuator value of the first attenuator.
    Type: Grant
    Filed: March 15, 2023
    Date of Patent: July 16, 2024
    Assignee: Avago Technologies International Sales Pte. Limited
    Inventors: Bevin George Perumana, Mohyee Mikhemar, Tirdad Sowlati, Alvin Lin, Sudharshan Srinivasan, Wei-Hong Chen
  • Publication number: 20230216654
    Abstract: Disclosed herein are related to systems and methods for correcting non-linearity due to duty cycle error. In one aspect, a system includes a mixer configured to up-convert transmission (Tx) data, a coefficient calibrator configured to select a target value of a coefficient based on a measurement of an interference signal due to non-linearity of the mixer, and an interference canceller coupled to the coefficient calibrator and the mixer. In some embodiments, the interference canceller is configured to generate compensated Tx data based on the Tx data and the selected target value of the coefficient and provide the compensated Tx data to the mixer. In some embodiments, the compensated Tx data corrects for the non-linearity of the mixer.
    Type: Application
    Filed: March 15, 2023
    Publication date: July 6, 2023
    Applicant: Avago Technologies International Sales Pte. Limited
    Inventors: Bevin George Perumana, Mohyee Mikhemar, Tirdad Sowlati, Alvin Lin, Sudharshan Srinivasan, Wei-Hong Chen
  • Patent number: 11637686
    Abstract: Disclosed herein are related to systems and methods for correcting non-linearity due to duty cycle error. In one aspect, a system includes a mixer configured to up-convert transmission (Tx) data, a coefficient calibrator configured to select a target value of a coefficient based on a measurement of an interference signal due to non-linearity of the mixer, and an interference canceller coupled to the coefficient calibrator and the mixer. In some embodiments, the interference canceller is configured to generate compensated Tx data based on the Tx data and the selected target value of the coefficient and provide the compensated Tx data to the mixer. In some embodiments, the compensated Tx data corrects for the non-linearity of the mixer.
    Type: Grant
    Filed: March 19, 2021
    Date of Patent: April 25, 2023
    Assignee: Avago Technologies International Sales Pte. Limited
    Inventors: Bevin George Perumana, Mohyee Mikhemar, Tirdad Sowlati, Alvin Lin, Sudharshan Srinivasan, Wei-Hong Chen
  • Publication number: 20220247435
    Abstract: Disclosed herein are related to systems and methods for selectively disabling current steering circuitries. In one aspect, the system includes a balun including a first inductor and a second inductor, a first current steering circuit coupled to the first inductor, a second current steering circuit coupled to the first inductor, and a controller coupled to the first current steering circuit and the second current steering circuit. In one aspect, the controller is configured to, based on input data having a first state, apply a first signal and a second signal having a first level to the first current steering circuit and a third signal and a fourth signal having the first level to the second current steering circuit to disable a first current through the second inductor, a second current through the first current steering circuit, and a third current through the second current steering circuit.
    Type: Application
    Filed: March 19, 2021
    Publication date: August 4, 2022
    Inventors: Bevin George Perumana, Mohyee Mikhemar, Tirdad Sowlati, Alvin Lin, Sudharshan Srinivasan, Wei-Hong Chen
  • Publication number: 20220247433
    Abstract: Disclosed herein are related to systems and methods for correcting non-linearity due to duty cycle error. In one aspect, a system includes a mixer configured to up-convert transmission (Tx) data, a coefficient calibrator configured to select a target value of a coefficient based on a measurement of an interference signal due to non-linearity of the mixer, and an interference canceller coupled to the coefficient calibrator and the mixer. In some embodiments, the interference canceller is configured to generate compensated Tx data based on the Tx data and the selected target value of the coefficient and provide the compensated Tx data to the mixer. In some embodiments, the compensated Tx data corrects for the non-linearity of the mixer.
    Type: Application
    Filed: March 19, 2021
    Publication date: August 4, 2022
    Inventors: Bevin George Perumana, Mohyee Mikhemar, Tirdad Sowlati, Alvin Lin, Sudharshan Srinivasan, Wei-Hong Chen
  • Patent number: 11398844
    Abstract: Disclosed herein are related to systems and methods for selectively disabling current steering circuitries. In one aspect, the system includes a balun including a first inductor and a second inductor, a first current steering circuit coupled to the first inductor, a second current steering circuit coupled to the first inductor, and a controller coupled to the first current steering circuit and the second current steering circuit. In one aspect, the controller is configured to, based on input data having a first state, apply a first signal and a second signal having a first level to the first current steering circuit and a third signal and a fourth signal having the first level to the second current steering circuit to disable a first current through the second inductor, a second current through the first current steering circuit, and a third current through the second current steering circuit.
    Type: Grant
    Filed: March 19, 2021
    Date of Patent: July 26, 2022
    Assignee: Avago Technologies International Sales Pte. Limited
    Inventors: Bevin George Perumana, Mohyee Mikhemar, Tirdad Sowlati, Alvin Lin, Sudharshan Srinivasan, Wei-Hong Chen
  • Patent number: 10205438
    Abstract: According to one embodiment, a compact low-power receiver comprises first and second analog circuits connected by a digitally controlled interface circuit. The first analog circuit has a first direct-current (DC) offset and a first common mode voltage at an output, and the second analog circuit has a second DC offset and a second common mode voltage at an input. The digitally controlled interface circuit connects the output to the input, and is configured to match the first and second DC offsets and to match the first and second common mode voltages. In one embodiment, the first analog circuit is a variable gain control transimpedance amplifier (TIA) implemented using a current mode buffer, the second analog circuit is a second-order adjustable low-pass filter, whereby a three-pole adjustable low-pass filter in the compact low-power receiver is effectively produced.
    Type: Grant
    Filed: February 8, 2017
    Date of Patent: February 12, 2019
    Assignee: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
    Inventors: Mohyee Mikhemar, Amir Hadji-Abdolhamid, Hooman Darabi
  • Patent number: 9749119
    Abstract: Embodiments of a four-port isolation module are presented herein. In an embodiment, the isolation module includes a step-up autotransformer comprising a first and second winding that are electrically coupled in series at a center node. The first port of the isolation module is configured to couple an antenna to a first end node of the series coupled windings. The second port of the isolation module is configured to couple a balancing network to a second end node of the series coupled windings. The third port is configured to couple a transmit path to the center node. The fourth port is configured to couple a differential receive path across the first end node and the second end node. The isolation module effectively isolates the third port from the fourth port to prevent strong outbound signals received at the third port from saturating an LNA coupled to the fourth port.
    Type: Grant
    Filed: November 18, 2014
    Date of Patent: August 29, 2017
    Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.
    Inventors: Mohyee Mikhemar, Hooman Darabi
  • Patent number: 9712258
    Abstract: A circuit for a low-loss duplexer with noise cancellation in a receive (RX) path of a transceiver includes a duplexer, a balancing network, and a noise cancellation circuit. The duplexer circuit is coupled to an antenna of the transceiver. The balancing network is coupled to the duplexer and provides an impedance matching an impedance associated with the antenna. The noise cancellation circuit senses a noise signal generated by the balancing network and uses the sensed noise signal to improve a signal-to-noise ratio (SNR) of the RX path.
    Type: Grant
    Filed: February 25, 2015
    Date of Patent: July 18, 2017
    Assignee: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
    Inventors: Mohyee Mikhemar, Hooman Darabi
  • Publication number: 20170149412
    Abstract: According to one embodiment, a compact low-power receiver comprises first and second analog circuits connected by a digitally controlled interface circuit. The first analog circuit has a first direct-current (DC) offset and a first common mode voltage at an output, and the second analog circuit has a second DC offset and a second common mode voltage at an input. The digitally controlled interface circuit connects the output to the input, and is configured to match the first and second DC offsets and to match the first and second common mode voltages. In one embodiment, the first analog circuit is a variable gain control transimpedance amplifier (TIA) implemented using a current mode buffer, the second analog circuit is a second-order adjustable low-pass filter, whereby a three-pole adjustable low-pass filter in the compact low-power receiver is effectively produced.
    Type: Application
    Filed: February 8, 2017
    Publication date: May 25, 2017
    Applicant: Broadcom Corporation
    Inventors: Mohyee MIKHEMAR, Amir HADJl-ABDOLHAMID, Hooman DARABI
  • Patent number: 9444498
    Abstract: A transceiver circuit including a digital-to-analog converter, a filter coupled to the digital-to-analog converter, a passive mixer coupled to the filter, via a buffer and a multi-stage power amplifier coupled to the passive mixer via a passive amplifier. A transmitter and method for amplifying a RF signal for transmission are also provided.
    Type: Grant
    Filed: December 18, 2012
    Date of Patent: September 13, 2016
    Assignee: Broadcom Corporation
    Inventors: Rahul Magoon, Michael (Meng-An) Pan, Ahmad Mirzaei, Mohyee Mikhemar
  • Patent number: 9306542
    Abstract: An RF front-end with on-chip transmitter/receiver isolation using a gyrator is presented herein. The RF front end is configured to support full-duplex communication and includes a gyrator and a transformer. The gyrator includes two transistors that are configured to isolate the input of a low-noise amplifier (LNA) from the output of a power amplifier (PA). The gyrator is further configured to isolate the output of the PA from the input of the LNA. The gyrator is at least partially or fully capable of being integrated on silicon-based substrate.
    Type: Grant
    Filed: June 28, 2013
    Date of Patent: April 5, 2016
    Assignee: Broadcom Corporation
    Inventors: Mohyee Mikhemar, Hooman Darabi
  • Patent number: 9246438
    Abstract: A circuit for a receiver with reconfigurable low-power or wideband operation may comprise one or more main signal paths each coupled to a first port and including a low-noise amplifier (LNA) configured to provide a radio frequency (RF) signal to a main mixer circuit. An auxiliary signal path may be coupled to a second port. The auxiliary signal path may include an auxiliary mixer configured to provide an on-chip matching input impedance that may match an impedance of the antenna. The first port may be coupled to an RF antenna through an off-chip matching circuit, when a low-power operation is desired. The first port may be coupled to the second port and to the RF antenna, when a wideband operation is desired.
    Type: Grant
    Filed: August 3, 2015
    Date of Patent: January 26, 2016
    Assignee: Broadcom Corporation
    Inventors: Mohyee Mikhemar, Hooman Darabi
  • Patent number: 9219596
    Abstract: A radio front end includes a duplexer, a tunable balancing network, a detector module, and a processing module. The duplexer is operably coupled to an antenna and is operable to provide electrical isolation between an outbound wireless signal and an inbound wireless signal. The tunable balancing network is operably coupled to the duplexer and operable to establish an impedance that substantially matches an impedance of the antenna based on a tuning signal. The detector module is operable to generate an error signal based on an electrical performance characteristic of the duplexer. The processing module is operable to generate the tuning signal based on the error signal.
    Type: Grant
    Filed: November 15, 2010
    Date of Patent: December 22, 2015
    Assignee: BROADCOM CORPORATION
    Inventors: Mohyee Mikhemar, Hooman Darabi