Patents by Inventor Mukta Farooq
Mukta Farooq has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10438894Abstract: A multi-chip semiconductor device with multi-level structure including a substrate with a top substrate surface, a cavity with a depth in the substrate, a first chip having a top first chip surface with a first chip height, optionally including a second chip having a top second chip surface with a second chip height, and a connecting passive chip bridging the first chip, the second chip and the substrate by solder bumps wherein the solder bumps enable the connecting passive chip to be level.Type: GrantFiled: May 30, 2018Date of Patent: October 8, 2019Assignee: GLOBALFOUNDRIES INC.Inventors: Mukta Farooq, Koushik Ramachandran, Eric Perfecto, Ian Melville
-
Patent number: 10215695Abstract: An inspection system and method that use a differential technique to accurately detect interface defects at a resolution on the order of tens of nanometers or less. Specifically, a radiation source (e.g., a THz or sTHz radiation source) is used to illuminate a materials interface within an object under test (e.g., a semiconductor wafer, integrated circuit (IC) chip package, etc.) under selectively varied inspection conditions. Suitable detector(s) are used to capture images of the materials interface when that interface is illuminated under the selectively varied inspection conditions. The captured images can be compared and contrasted to determine an actual differential in a property of the images. Based on this actual differential, a determination can be made as to whether or not the materials interface is defective and, particularly, as to whether or not the materials interface contains defects even defects that are a few nanometers or less in size.Type: GrantFiled: April 25, 2018Date of Patent: February 26, 2019Assignee: GLOBALFOUNDRIES INC.Inventors: Mukta Farooq, Michael Shur
-
Publication number: 20080009101Abstract: Disclosed is a method of forming an integrated circuit structure that forms lead-free connectors on a device, surrounds the lead-free connectors with a compressible film, connects the device to a carrier (the lead-free connectors electrically connect the device to the carrier), and fills the gaps between the carrier and the device with an insulating underfill.Type: ApplicationFiled: September 20, 2007Publication date: January 10, 2008Inventors: William Bernier, Tien-Jen Cheng, Marie Cole, David Eichstadt, Mukta Farooq, John Fitzsimmons, Lewis Goldmann, John Knickerbocker, Tasha Lopez, David Welsh
-
Publication number: 20080000988Abstract: A tamper resistant, integrated circuit (IC) module includes a ceramic-based chip carrier, one or more integrated circuit chips attached to the chip carrier, and a cap structure attached to the chip carrier, covering the one or more integrated circuit chips. A conductive grid structure is formed in the chip carrier and cap structure, the conductive structure having a plurality of meandering lines disposed in an x-direction, a y-direction, and a z-direction. The conductive grid structure is configured so as to detect an attempt to penetrate the IC module.Type: ApplicationFiled: June 26, 2007Publication date: January 3, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Mukta Farooq, Benjamin Fasano, Jason Frankel, Harvey Hamel, Suresh Kadakia, David Long, Frank Pompeo, Sudipta Ray
-
Publication number: 20080000080Abstract: A method of forming compliant electrical contacts includes patterning a conductive layer into an array of compliant members. The array of compliant members is then positioned to be in contact with electrical connection pads on an integrated circuit wafer and the compliant members are joined to the pads. Then, the supporting layer that supported the compliant members is removed to leave the compliant members connected to the pads.Type: ApplicationFiled: September 17, 2007Publication date: January 3, 2008Inventors: William Bernier, David Eichstadt, Mukta Farooq, John Knickerbocker
-
Publication number: 20070290345Abstract: An electrical structure and method comprising a first substrate electrically and mechanically connected to a second substrate. The first substrate comprises a first electrically conductive pad and a second electrically conductive pad. The second substrate comprises a third electrically conductive pad, a fourth electrically conductive pad, and a first electrically conductive member. The fourth electrically conductive pad comprises a height that is different than a height of the first electrically conductive member. The electrically conductive member is electrically and mechanically connected to the fourth electrically conductive pad. A first solder ball connects the first electrically conductive pad to the third electrically conductive pad. The first solder ball comprises a first diameter. A second solder ball connects the second electrically conductive pad to the first electrically conductive member. The second solder ball comprises a second diameter. The first diameter is greater than said second diameter.Type: ApplicationFiled: August 30, 2007Publication date: December 20, 2007Inventors: Lawrence Clevenger, Mukta Farooq, Louis Hsu, William Landers, Donna Zupanski-Nielsen, Carl Radens, Chih-Chao Yang
-
Publication number: 20070271775Abstract: Disclosed is an apparatus for separating interconnects between, for example, a card and a substrate. The apparatus includes one or more rotationally biased (e.g., spring-loaded, etc.) partial-circle structures (e.g., blades, squeegee, plow, etc.) and one or more temperature-sensitive releases connected to the partial-circle structures. The partial-circle structures are positioned to rotate and separate the interconnects when released by the temperature-sensitive releases. The invention can also include solder reservoirs positioned to receive solder from the interconnects separated by the partial-circle structures.Type: ApplicationFiled: August 15, 2007Publication date: November 29, 2007Inventors: Mukta Farooq, Ray Jackson, David Linnell, Frank Pompeo
-
Publication number: 20070252288Abstract: Under the present invention, a semiconductor chip is electrically connected to a substrate (e.g., organic, ceramic, etc.) by an interposer structure. The interposer structure comprises an elastomeric, compliant material that includes metallurgic through connections having a predetermined shape. In a typical embodiment, the metallurgical through connections electrically connect an under bump metallization of the semiconductor chip to a top surface metallization of the substrate. By utilizing the interposer structure in accordance with the present invention, the problems associated with previous semiconductor module designs are alleviated.Type: ApplicationFiled: July 3, 2007Publication date: November 1, 2007Inventors: MUKTA FAROOQ, John Knickerbocker, Frank Pompeo, Subhash Shinde
-
Publication number: 20070252274Abstract: A method for forming preferably Pb-lead C4 connections or capture pads with ball limiting metallization on an integrated circuit chip by using a damascene process and preferably Cu metallization in the chip and in the ball limiting metallization for compatibility. In two one embodiment, the capture pad is formed in the top insulating layer and it also serves as the final level of metallization in the chip.Type: ApplicationFiled: April 26, 2006Publication date: November 1, 2007Inventors: Timothy Daubenspeck, Mukta Farooq, Jeffrey Gambino, Christopher Muzzy, Kevin Petrarca, Wolfgang Sauter
-
Publication number: 20070232049Abstract: A method for far back end of line (FBEOL) semiconductor device formation includes forming a terminal copper pad in an upper level of a semiconductor wafer, forming an insulating stack over the terminal copper pad, and patterning and opening a terminal via within a portion of the insulating stack so as to leave a bottom cap layer of the insulating stack protecting the terminal copper pad. An organic passivation layer is formed and patterned over the top of the insulating stack, and the bottom cap layer over the terminal copper pad is removed. A ball limiting metallurgy (BLM) stack is deposited over the organic passivation layer and terminal copper pad, and a solder ball connection is formed on a patterned portion of the BLM stack.Type: ApplicationFiled: April 4, 2006Publication date: October 4, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Daniel Edelstein, Mukta Farooq, Robert Hannon, Ian Melville
-
Publication number: 20070228117Abstract: Methods of forming and assemblies having hybrid interconnection grid arrays composed of a homogenous mixture of Pb-free solder joints and Pb-containing solder paste on corresponding sites of a printed board. The aligned Pb-free solder joints and Pb-containing solders are heated to a temperature above a melting point of the Pb-free solder joint for a sufficient time to allow complete melting of both the Pb-free solder joints and Pb-containing solder paste and the homogenous mixing thereof during assembly. These molten materials mix together such that the Pb from the Pb-containing solder disperses throughout substantially the entire Pb-free solder joint for complete homogenization of the molten materials to form the homogenous hybrid interconnect structures of the invention.Type: ApplicationFiled: June 7, 2007Publication date: October 4, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Mukta Farooq, Charles Goldsmith
-
Publication number: 20070222073Abstract: A system and method comprises depositing a dielectric layer on a substrate and depositing a metal layer on the dielectric layer. The system and method further includes depositing a high temperature diffusion barrier metal cap on the metal layer. The system and method further includes depositing a second dielectric layer on the high temperature diffusion barrier metal cap and the first dielectric layer, and etching a via into the second dielectric layer, such that the high temperature diffusion barrier metal cap is exposed. The system and method further includes depositing an under bump metallurgy in the via, and forming a C4 ball on the under bump metallurgy layer.Type: ApplicationFiled: March 21, 2006Publication date: September 27, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Mukta Farooq, Jasvir Jaspal, William Landers, Thomas Lombardi, Hai Longworth, H. Pogge, Roger Quon
-
Publication number: 20070187828Abstract: An integrated circuit (IC) chip and related package are disclosed including a first interlevel dielectric (ILD) layer(s) including an ultra low dielectric constant (ULK) material, a second ILD layer(s) including a silicon dioxide (SiO2) based dielectric material above the first ILD layer(s), and a transitional ILD layer including an intermediate dielectric constant material. The transitional ILD layer is positioned directly below a lowermost one of the second ILD layer(s), excepting any isolation layer, which represents the layer most susceptible to failure. The intermediate dielectric constant material can have a dielectric constant and an elastic modulus greater than that of the ULK material and less than that of the SiO2 based dielectric material. Hence, the intermediate dielectric constant provides adequate electrical properties, but also absorbs more of the stress than the typical ULK material, which reduces the likelihood of failure. A method of forming the IC chip is also disclosed.Type: ApplicationFiled: February 14, 2006Publication date: August 16, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Mukta Farooq, Robert Hannon, Ian Melville, Donna Zupanski-Nielsen
-
Publication number: 20070178625Abstract: Composite interconnect structure forming methods using injection molded solder are disclosed. The methods provide a mold having at least one opening formed therein with each opening including a member of a material dissimilar to a solder to be used to fill the opening, and then fill the remainder of each opening with solder to form the composite interconnect structure. The resulting composite interconnect structure can be leveraged to achieve a much larger variety of composite structures than exhibited by the prior art. For example, the material may be chosen to be more electrically conductive than the solder portion, more electromigration-resistant than the solder portion and/or more fatigue-resistant than the solder portion. In one embodiment, the composite interconnect structure can include an optical structure, or plastic or ceramic material.Type: ApplicationFiled: January 31, 2006Publication date: August 2, 2007Applicant: International Business Machines CorporationInventors: David Danovitch, Mukta Farooq, Michael Gaynes
-
Publication number: 20070099346Abstract: Methods to reduce or eliminate the bleed out of underfill material. Surface treatments to selective areas on a chip carrier substrate surface create a non-wettable surface or a reduced wettability surface in the areas where the underfill should not flow. The substrate surface is subjected to surface treatments such as media blasting or chemical exposure which will roughen the exposed surface.Type: ApplicationFiled: November 1, 2005Publication date: May 3, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Mukta Farooq, Thomas Lombardi, Julie Nadeau Filtreau, Scott Bradley, Claude Blais, Richard Indyk
-
Publication number: 20070084629Abstract: Disclosed is a laminated (or non-laminated) conductive interconnection for joining an integrated circuit device to a device carrier, where the conductive interconnection comprises alternating metal layers and polymer layers. In addition, the polymer can include dendrites, metal projections from the carrier or device, and/or micelle brushes on the outer portion of the polymer. The polymer layers include metal particles and the alternating metal layers and polymer layers form either a cube-shaped structure or a cylinder-shaped structure.Type: ApplicationFiled: October 5, 2006Publication date: April 19, 2007Inventors: William Bernier, Marie Cole, Mukta Farooq, John Knickerbocker, Tasha Lopez, Roger Quon, David Welsh
-
Publication number: 20070007665Abstract: An electrical structure and method comprising a first substrate electrically and mechanically connected to a second substrate. The first substrate comprises a first electrically conductive pad and a second electrically conductive pad. The second substrate comprises a third electrically conductive pad, a fourth electrically conductive pad, and a first electrically conductive member. The fourth electrically conductive pad comprises a height that is different than a height of the first electrically conductive member. The electrically conductive member is electrically and mechanically connected to the fourth electrically conductive pad. A first solder ball connects the first electrically conductive pad to the third electrically conductive pad. The first solder ball comprises a first diameter. A second solder ball connects the second electrically conductive pad to the first electrically conductive member. The second solder ball comprises a second diameter. The first diameter is greater than said second diameter.Type: ApplicationFiled: July 5, 2005Publication date: January 11, 2007Applicant: INTERANTIONAL BUSINESS MACHINES CORPORATIONInventors: Lawrence Clevenger, Mukta Farooq, Louis Hsu, William Landers, Donna Zupanski-Nielsen, Carl Radens, Chih-Chao Yang
-
Publication number: 20060231633Abstract: A tamper resistant, integrated circuit (IC) module includes a ceramic-based chip carrier, one or more integrated circuit chips attached to the chip carrier, and a cap structure attached to the chip carrier, covering the one or more integrated circuit chips. A conductive grid structure is formed in the chip carrier and cap structure, the conductive structure having a plurality of meandering lines disposed in an x-direction, a y-direction, and a z-direction. The conductive grid structure is configured so as to detect an attempt to penetrate the IC module.Type: ApplicationFiled: April 14, 2005Publication date: October 19, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Mukta Farooq, Benjamin Fasano, Jason Frankel, Harvey Hamel, Suresh Kadakia, David Long, Frank Pompeo, Sudipta Ray
-
Publication number: 20060200965Abstract: A method and electrical structure for separating electronic components from one another joined by solder interconnections. An electronic module is joined to a substrate via a solder interconnection, whereby the electronic module has an electrical heating component residing within a bottom layer thereof adjacent a solder interconnection. Preferably, a chip carrier is joined to a board whereby the chip carrier has an electrical mesh plane for heating adjacent the solder interconnection. Resistive heat is generated within this electrical heating component either by applying an electrical current to the electrical heating component, or by non-contact inductively heating the layer in which such electrical heating component resides to generate resistive heat within the electrical heating component. The resistive heat is transferred to the solder interconnection to allow for localized melting of the solder interconnection and removal of the electronic components from one another.Type: ApplicationFiled: March 8, 2005Publication date: September 14, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Mukta Farooq, Harvey Hamel
-
Publication number: 20060172565Abstract: A method of forming compliant electrical contacts includes patterning a conductive layer into an array of compliant members. The array of compliant members is then positioned to be in contact with electrical connection pads on an integrated circuit wafer and the compliant members are joined to the pads. Then, the supporting layer that supported the compliant members is removed to leave the compliant members connected to the pads.Type: ApplicationFiled: February 3, 2005Publication date: August 3, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: William Bernier, David Eichstadt, Mukta Farooq, John Knickerbocker