Patents by Inventor Myeong-Dong LEE
Myeong-Dong LEE has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230422486Abstract: A semiconductor device includes a cell active pattern including a first portion and a second portion that are spaced apart from each other; a gate structure between the first portion and the second portion of the cell active pattern; a bit-line contact on the first portion of the cell active pattern; a connection pattern on the second portion of the cell active pattern; and a cell separation pattern in contact with the bit-line contact and the connection pattern, wherein the cell separation pattern includes a first sidewall in contact with the connection pattern and a second sidewall in contact with the bit-line contact, an upper portion of the second sidewall of the cell separation pattern is in contact with the bit-line contact, and a lower portion of the second sidewall of the cell separation pattern is spaced apart from the bit-line contact.Type: ApplicationFiled: February 14, 2023Publication date: December 28, 2023Inventors: Kiseok LEE, Jongmin KIM, Hyo-Sub KIM, Hui-Jung KIM, Sohyun PARK, Junhyeok AHN, Chan-Sic YOON, Myeong-Dong LEE, Woojin JEONG, Wooyoung CHOI
-
Publication number: 20230354588Abstract: A semiconductor memory device includes a semiconductor substrate; a device isolation layer defining an active portion in the semiconductor substrate; a bit line structure intersecting the active portion on the semiconductor substrate; a first conductive pad between the bit line structure and the active portion; a bit line contact pattern between the first conductive pad and the bit line structure; a first bit line contact spacer covering a first sidewall of the first conductive pad; and a second bit line contact spacer covering a second sidewall of the first conductive pad, wherein the first conductive pad has a flat bottom surface that is in contact with a top surface of the active portion, and a width of the first bit line contact spacer is different from a width of the second bit line contact spacer.Type: ApplicationFiled: March 6, 2023Publication date: November 2, 2023Inventors: Kiseok LEE, Junhyeok AHN, Keunnam KIM, Chan-Sic YOON, Myeong-Dong LEE
-
Publication number: 20230337415Abstract: Disclosed are a semiconductor memory device and a method of fabricating the same. The device includes a substrate including an active pattern with doped regions, a gate electrode crossing the active pattern between the doped regions, a bit line crossing the active pattern and being electrically connected to one of the doped regions, a spacer on a side surface of the bit line, a first contact coupled to another of the doped regions and spaced apart from the bit line with the spacer interposed therebetween, a landing pad on the first contact, and a data storing element on the landing pad. The another of the doped regions has a top surface, an upper side surface, and a curved top surface that extends from the top surface to the upper side surface. The first contact is in contact with the curved top surface and the upper side surface.Type: ApplicationFiled: June 19, 2023Publication date: October 19, 2023Inventors: Minsu Choi, Myeong-Dong Lee, Hyeon-Woo Jang, Keunnam Kim, Sooho Shin, Yoosang Hwang
-
Publication number: 20230320076Abstract: A semiconductor memory device includes: a device isolation pattern provided on a substrate to provide a first active portion and a second active portion; a first storage node pad disposed on the first active portion; a second storage node pad disposed on the second active portion; a pad separation pattern disposed between the first and second storage node pads; a word line disposed in the substrate to cross the first and second active portions; a bit line disposed on the pad separation pattern and crossing the word line; a buffer layer disposed on the pad separation pattern; and a mask polysilicon pattern interposed between the buffer layer and the bit line, wherein a side surface of the mask polysilicon pattern is substantially aligned to a side surface of the bit line, and the mask polysilicon pattern is vertically overlapped with the pad separation pattern.Type: ApplicationFiled: November 9, 2022Publication date: October 5, 2023Inventors: HYO-SUB KIM, Kseok LEE, Myeong-Dong LEE, Jongmin KIM, Hui-Jung KIM, Jihun LEE, Hongjun LEE
-
Publication number: 20230298999Abstract: A semiconductor memory device may include a device isolation pattern in a substrate and defining a first active section of the substrate and a second active section of the substrate, a first bit line crossing the center of the first active section, a second bit line crossing a center of the second active section, a bit-line contact between the first bit line and a center of the first active section, and a storage node pad on an end of the second active section. The first and second active sections may be spaced apart from each other. The center of the first active section may be adjacent to the end of the second active section. A level of a bottom surface of the first bit line may be lower than a level of a bottom surface of the second bit line.Type: ApplicationFiled: October 19, 2022Publication date: September 21, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Junhyeok AHN, Myeong-Dong LEE
-
Publication number: 20230262967Abstract: A semiconductor memory device may include a substrate including a cell region and a peripheral region along a periphery of the cell region; a cell region isolation layer along the periphery of the cell region in the substrate and defining the cell region; a cell conductive line on the cell region and including a sidewall on the cell region isolation layer; a peripheral gate conductive layer on the peripheral region and including a sidewall on the cell region isolation layer; and an isolation insulating layer in contact with the sidewall of the cell conductive line and the sidewall of the peripheral gate conductive layer on the cell region isolation layer.Type: ApplicationFiled: October 21, 2022Publication date: August 17, 2023Applicant: Samsung Electronics Co., Ltd.Inventors: Jun Hyeok AHN, Sung Woo Kim, Myeong-Dong LEE, Min Ho CHOI
-
Patent number: 11723191Abstract: Disclosed are a semiconductor memory device and a method of fabricating the same. The device includes a substrate including an active pattern with doped regions, a gate electrode crossing the active pattern between the doped regions, a bit line crossing the active pattern and being electrically connected to one of the doped regions, a spacer on a side surface of the bit line, a first contact coupled to another of the doped regions and spaced apart from the bit line with the spacer interposed therebetween, a landing pad on the first contact, and a data storing element on the landing pad. The another of the doped regions has a top surface, an upper side surface, and a curved top surface that extends from the top surface to the upper side surface. The first contact is in contact with the curved top surface and the upper side surface.Type: GrantFiled: March 4, 2021Date of Patent: August 8, 2023Inventors: Minsu Choi, Myeong-Dong Lee, Hyeon-Woo Jang, Keunnam Kim, Sooho Shin, Yoosang Hwang
-
Patent number: 11688779Abstract: A semiconductor memory device includes a substrate having a first active pattern including first and second source/drain regions, a gate electrode intersecting the first active pattern and disposed between the first and second source/drain regions, a bit line intersecting the first active pattern and electrically connected to the first source/drain region, a spacer disposed on a sidewall of the bit line, a contact electrically connected to the second source/drain region and spaced apart from the bit line with the spacer interposed therebetween, an interface layer disposed between the second source/drain region and the contact, and forming an ohmic contact between the second source/drain region and the contact, and a data storage element disposed on the contact. A bottom of the contact is lower than a top surface of the substrate. The contact is formed of a metal, a conductive metal nitride, and/or a combination thereof.Type: GrantFiled: July 28, 2021Date of Patent: June 27, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hui-Jung Kim, Junhyeok Ahn, Jae Hyun Yoon, Myeong-Dong Lee, Seok Hwan Lee, Sunghee Han, Inkyoung Heo
-
Patent number: 11646225Abstract: According to some embodiments, a semiconductor device may include gate structures on a substrate; first and second impurity regions formed in the substrate and at both sides of each of the gate structures; conductive line structures provided to cross the gate structures and connected to the first impurity regions; and contact plugs connected to the second impurity regions, respectively. For each of the conductive line structures, the semiconductor device may include a first air spacer provided on a sidewall of the conductive line structure; a first material spacer provided between the conductive line structure and the first air spacer; and an insulating pattern provided on the air spacer. The insulating pattern may include a first portion and a second portion, and the second portion may have a depth greater than that of the first portion and defines a top surface of the air spacer.Type: GrantFiled: September 30, 2020Date of Patent: May 9, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Myeong-Dong Lee, Keunnam Kim, Dongryul Lee, Minseong Choi, Jimin Choi, Yong Kwan Kim, Changhyun Cho, Yoosang Hwang
-
Publication number: 20230112907Abstract: A semiconductor memory device and a method of fabricating a semiconductor memory device, the device including a first impurity region in a substrate; a first bit line that crosses over the substrate and is connected to the first impurity region; a bit-line contact between the first bit line and the first impurity region; and a contact ohmic layer between the bit-line contact and the first impurity region, wherein a width of a bottom surface of the bit-line contact is greater than a width of a bottom surface of the contact ohmic layer.Type: ApplicationFiled: July 11, 2022Publication date: April 13, 2023Inventors: Hyo-Sub KIM, Junhyeok AHN, Myeong-Dong LEE, Hui-Jung KIM, Kiseok LEE, Jihun LEE, Yoosang HWANG
-
Publication number: 20220384449Abstract: A semiconductor memory device includes a device isolation pattern on a substrate and defining a first active section, a first storage node pad on the first active section, a word line in the substrate and extending across the first active section, a bit line on the first storage node pad and crossing over the word line, a storage node contact on one side of the bit line and adjacent to the first storage node pad, and an ohmic layer between the storage node contact and the first storage node pad. A bottom surface of the ohmic layer is rounded.Type: ApplicationFiled: May 3, 2022Publication date: December 1, 2022Inventors: EUNJUNG KIM, HYO-SUB KIM, JAY-BOK CHOI, YONGSEOK AHN, JUNHYEOK AHN, KISEOK LEE, MYEONG-DONG LEE, YOONYOUNG CHOI
-
Patent number: 11289473Abstract: Disclosed is a semiconductor device comprising a substrate including a first region and a second region, a first gate pattern on the substrate of the first region, and a second gate pattern on the substrate of the second region. The first gate pattern comprises a first high-k dielectric pattern, a first N-type metal-containing pattern, and a first P-type metal-containing pattern that are sequentially stacked. The second gate pattern comprises a second high-k dielectric pattern and a second P-type metal-containing pattern that are sequentially stacked.Type: GrantFiled: December 23, 2020Date of Patent: March 29, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Kiseok Lee, Chan-Sic Yoon, Dongoh Kim, Myeong-Dong Lee
-
Patent number: 11282841Abstract: A semiconductor device includes a substrate, a first impurity implantation region and a second impurity implantation region on the substrate and spaced apart from each other, a storage node contact in contact with the first impurity implantation region, the storage node contact including an upper contact having a first width, and a lower contact having a second width that is greater than the first width at a lower portion of the upper contact, a bit line electrically connected to the second impurity implantation region and configured to cross the substrate, a bit line node contact between the bit line and the second impurity implantation region, and a spacer between the storage node contact and the bit line and between the storage node contact and the bit line node contact.Type: GrantFiled: September 30, 2020Date of Patent: March 22, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyo Sub Kim, Hui Jung Kim, Myeong Dong Lee, Jin Hwan Chun
-
Publication number: 20220045182Abstract: A semiconductor memory device includes a substrate having a first active pattern including first and second source/drain regions, a gate electrode intersecting the first active pattern and disposed between the first and second source/drain regions, a bit line intersecting the first active pattern and electrically connected to the first source/drain region, a spacer disposed on a sidewall of the bit line, a contact electrically connected to the second source/drain region and spaced apart from the bit line with the spacer interposed therebetween, an interface layer disposed between the second source/drain region and the contact, and forming an ohmic contact between the second source/drain region and the contact, and a data storage element disposed on the contact. A bottom of the contact is lower than a top surface of the substrate. The contact is formed of a metal, a conductive metal nitride, and/or a combination thereof.Type: ApplicationFiled: July 28, 2021Publication date: February 10, 2022Inventors: HUI-JUNG KIM, JUNHYEOK AHN, JAE HYUN YOON, MYEONG-DONG LEE, SEOK HWAN LEE, SUNGHEE HAN, INKYOUNG HEO
-
Publication number: 20220028860Abstract: Disclosed are a semiconductor memory device and a method of fabricating the same. The device includes a substrate including an active pattern with doped regions, a gate electrode crossing the active pattern between the doped regions, a bit line crossing the active pattern and being electrically connected to one of the doped regions, a spacer on a side surface of the bit line, a first contact coupled to another of the doped regions and spaced apart from the bit line with the spacer interposed therebetween, a landing pad on the first contact, and a data storing element on the landing pad. The another of the doped regions has a top surface, an upper side surface, and a curved top surface that extends from the top surface to the upper side surface. The first contact is in contact with the curved top surface and the upper side surface.Type: ApplicationFiled: March 4, 2021Publication date: January 27, 2022Inventors: Minsu Choi, Myeong-Dong Lee, Hyeon-Woo Jang, Keunnam Kim, Sooho Shin, Yoosang Hwang
-
Patent number: 11043397Abstract: First and second mask layers are formed on a target layer. The second mask layer is patterned to form second mask patterns each of which having a rhomboid shape with a first diagonal length and a second diagonal length. A trimming process is performed on the second mask patterns to form second masks by etch. First portions of first opposite vertices of each second mask pattern are etched more than second portions of second opposite vertices of each second mask pattern. A first diagonal length between the first opposite vertices is greater than a second diagonal length between the second opposite vertices. The first mask layer is patterned to form first masks by etching the first mask layer using the second masks as an etching mask. The target layer is patterned to form target patterns by etching the target layer using the first masks as an etching mask.Type: GrantFiled: July 12, 2019Date of Patent: June 22, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Myeong-Dong Lee, Min-Su Choi, Jun-Hyeok Ahn, Sung-Hee Han, Ce-Ra Hong
-
Publication number: 20210125980Abstract: Disclosed is a semiconductor device comprising a substrate including a first region and a second region, a first gate pattern on the substrate of the first region, and a second gate pattern on the substrate of the second region. The first gate pattern comprises a first high-k dielectric pattern, a first N-type metal-containing pattern, and a first P-type metal-containing pattern that are sequentially stacked. The second gate pattern comprises a second high-k dielectric pattern and a second P-type metal-containing pattern that are sequentially stacked.Type: ApplicationFiled: December 23, 2020Publication date: April 29, 2021Applicant: Samsung Electronics Co., Ltd.Inventors: Kiseok LEE, Chan-Sic YOON, Dongoh KIM, Myeong-Dong LEE
-
Patent number: 10910363Abstract: Disclosed is a semiconductor device comprising a substrate including a first region and a second region, a first gate pattern on the substrate of the first region, and a second gate pattern on the substrate of the second region. The first gate pattern comprises a first high-k dielectric pattern, a first N-type metal-containing pattern, and a first P-type metal-containing pattern that are sequentially stacked. The second gate pattern comprises a second high-k dielectric pattern and a second P-type metal-containing pattern that are sequentially stacked.Type: GrantFiled: February 28, 2019Date of Patent: February 2, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Kiseok Lee, Chan-Sic Yoon, Dongoh Kim, Myeong-Dong Lee
-
Publication number: 20210020495Abstract: According to some embodiments, a semiconductor device may include gate structures on a substrate; first and second impurity regions formed in the substrate and at both sides of each of the gate structures; conductive line structures provided to cross the gate structures and connected to the first impurity regions; and contact plugs connected to the second impurity regions, respectively. For each of the conductive line structures, the semiconductor device may include a first air spacer provided on a sidewall of the conductive line structure; a first material spacer provided between the conductive line structure and the first air spacer; and an insulating pattern provided on the air spacer. The insulating pattern may include a first portion and a second portion, and the second portion may have a depth greater than that of the first portion and defines a top surface of the air spacer.Type: ApplicationFiled: September 30, 2020Publication date: January 21, 2021Inventors: Myeong-Dong LEE, KEUNNAM KIM, Dongryul LEE, Minseong CHOI, Jimin CHOI, YONG KWAN KIM, CHANGHYUN CHO, YOOSANG HWANG
-
Publication number: 20210013212Abstract: A semiconductor device includes a substrate, a first impurity implantation region and a second impurity implantation region on the substrate and spaced apart from each other, a storage node contact in contact with the first impurity implantation region, the storage node contact including an upper contact having a first width, and a lower contact having a second width that is greater than the first width at a lower portion of the upper contact, a bit line electrically connected to the second impurity implantation region and configured to cross the substrate, a bit line node contact between the bit line and the second impurity implantation region, and a spacer between the storage node contact and the bit line and between the storage node contact and the bit line node contact.Type: ApplicationFiled: September 30, 2020Publication date: January 14, 2021Inventors: Hyo Sub KIM, Hui Jung KIM, Myeong Dong LEE, Jin Hwan CHUN