Patents by Inventor Naoaki Tsutsui
Naoaki Tsutsui has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10949595Abstract: A system performs a layout design of a circuit for a small area satisfying a design rule within a short period of time. In a layout design system which includes a processing portion and in which a circuit diagram and layout design information are input to the processing portion, the processing portion has a function of generating layout data from the circuit diagram and the layout design information by performing a Q learning, the processing portion has a function of outputting the layout data, the processing portion includes a first neural network, and the first neural network estimates an action value function in the Q learning.Type: GrantFiled: June 14, 2018Date of Patent: March 16, 2021Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Naoaki Tsutsui, Yusuke Koumura, Yuji Iwaki, Shunpei Yamazaki
-
Patent number: 10936410Abstract: A memory system that includes an error check and correct (ECC) circuit is provided. The memory system includes a memory, a circuit, and a processor. The memory system has a function of receiving write data from the outside. The memory includes a user data region, a first management region, and a second management region. The user data region stores the write data. The circuit has a function of performing ECC processings on the write data read from the user data region. The first management region stores data that indicates whether the user data region has stored the write data or not. The second management region stores data that indicates whether the circuit has performed the ECC processings on the write data read from the user data region or not.Type: GrantFiled: May 23, 2016Date of Patent: March 2, 2021Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Naoaki Tsutsui
-
Publication number: 20200184137Abstract: To perform layout design for a small area satisfying a design rule, within a short period of time. A layout design system which includes a processing portion and in which a circuit diagram and layout design information are input to the processing portion, the processing portion has a function of generating layout data from the circuit diagram and the layout design information by performing Q learning, the processing portion has a function of outputting the layout data, the processing portion includes a first neural network, and the first neural network estimates an action value function in the Q learning.Type: ApplicationFiled: June 14, 2018Publication date: June 11, 2020Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Naoaki TSUTSUI, Yusuke KOUMURA, Yuji IWAKI, Shunpei YAMAZAKI
-
Patent number: 10445227Abstract: A novel semiconductor device or a semiconductor device whose power consumption can be reduced is provided. The semiconductor device includes a sensor portion, a memory portion, and a control portion. The memory portion has functions of storing multiple detection data and sending them to the control portion. Therefore, a certain amount of detection data acquired through sensing by the sensor portion can be held, and the detection data can be sent to the control portion at a desired timing. Accordingly, in the semiconductor device, the control portion does not need to operate every time information is acquired, and thus, the power supply to the control portion can be completely or partially stopped.Type: GrantFiled: April 11, 2018Date of Patent: October 15, 2019Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Naoaki Tsutsui
-
Patent number: 10373676Abstract: Objects are to provide a semiconductor device with a novel structure, to provide a semiconductor device with high resistance to noise, to provide a semiconductor device with a small chip area, and to provide a semiconductor device with low power consumption. In a memory cell included in a frame memory, a transistor containing an oxide semiconductor and a transistor containing silicon are used in combination to retain charge, whereby data is retained. In this structure, turning off the transistor containing an oxide semiconductor can prevent data fluctuations even if power noise through a wiring is generated.Type: GrantFiled: December 19, 2016Date of Patent: August 6, 2019Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kei Takahashi, Takayuki Ikeda, Naoaki Tsutsui
-
Patent number: 10068890Abstract: To provide a semiconductor device including element layers that are stacked. A first wiring layer and a second wiring layer are stacked between a first element layer and a second element layer. A third wiring layer and a fourth wiring layer are stacked over the second element layer. Transistors of logic cells are provided in the first element layer. Wirings of the logic cells are provided in the first wiring layer or the second wiring layer. Input ports and output ports of the logic cells are provided in the third wiring layer. The input port of one of the logic cells is connected to the output port of another logic cell through the wiring of the third wiring layer or the fourth wiring layer. Connecting the logic cells through the wiring layers over the second element layer improves the efficiency of steps of arranging and connecting the logic cells.Type: GrantFiled: August 3, 2017Date of Patent: September 4, 2018Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hikaru Tamura, Naoaki Tsutsui, Atsuo Isobe
-
Publication number: 20180232302Abstract: A novel semiconductor device or a semiconductor device whose power consumption can be reduced is provided. The semiconductor device includes a sensor portion, a memory portion, and a control portion. The memory portion has functions of storing multiple detection data and sending them to the control portion. Therefore, a certain amount of detection data acquired through sensing by the sensor portion can be held, and the detection data can be sent to the control portion at a desired timing. Accordingly, in the semiconductor device, the control portion does not need to operate every time information is acquired, and thus, the power supply to the control portion can be completely or partially stopped.Type: ApplicationFiled: April 11, 2018Publication date: August 16, 2018Inventor: Naoaki TSUTSUI
-
Patent number: 10019348Abstract: A novel semiconductor device or a semiconductor device whose power consumption can be reduced is provided. The semiconductor device includes a sensor portion, a memory portion, and a control portion. The memory portion has functions of storing multiple detection data and sending them to the control portion. Therefore, a certain amount of detection data acquired through sensing by the sensor portion can be held, and the detection data can be sent to the control portion at a desired timing. Accordingly, in the semiconductor device, the control portion does not need to operate every time information is acquired, and thus, the power supply to the control portion can be completely or partially stopped.Type: GrantFiled: December 16, 2015Date of Patent: July 10, 2018Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Naoaki Tsutsui
-
Publication number: 20180174647Abstract: Objects are to provide a semiconductor device with a novel structure, to provide a semiconductor device with high resistance to noise, to provide a semiconductor device with a small chip area, and to provide a semiconductor device with low power consumption. In a memory cell included in a frame memory, a transistor containing an oxide semiconductor and a transistor containing silicon are used in combination to retain charge, whereby data is retained. In this structure, turning off the transistor containing an oxide semiconductor can prevent data fluctuations even if power noise through a wiring is generated.Type: ApplicationFiled: December 19, 2016Publication date: June 21, 2018Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kei Takahashi, Takayuki Ikeda, Naoaki Tsutsui
-
Patent number: 9971680Abstract: A semiconductor device including a register controller and a processor which includes a register is provided. The register includes a first circuit and a second circuit which includes a plurality of memory portions. The first circuit and the plurality of memory portions can store data by an arithmetic process of the processor. Which of the plurality of memory portions the data is stored in depends on a routine by which the data is processed. The register controller switches the routine in response to an interrupt signal. The register controller can make any one of the plurality of memory portions which corresponds to the routine store the data in the first circuit every time the routine is switched. The register controller can make data stored in any one of the plurality of memory portions which corresponds to the routine be stored in the first circuit every time the routine is switched.Type: GrantFiled: June 5, 2015Date of Patent: May 15, 2018Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Wataru Uesugi, Tomoaki Atsumi, Naoaki Tsutsui, Hikaru Tamura, Takahiko Ishizu, Takuro Ohmaru
-
Patent number: 9852023Abstract: A memory system that includes an error check and correct (ECC) circuit is provided. The memory system includes a memory, the ECC circuit, and a processor. The memory includes a user data region and a management region. The management region stores access information of each of blocks in the user data region as a management table. The value of the access information is either a first value indicating that the number of access times is 0 or a second value indicating that the number of access times is greater than or equal to 1. When the value of the access information of the block is the first value, the circuit checks and corrects an error of data read from the block. When the value of the access information of the block is the second value, the circuit does not check and correct an error of data read from the block.Type: GrantFiled: February 19, 2016Date of Patent: December 26, 2017Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Naoaki Tsutsui
-
Publication number: 20170330873Abstract: To provide a semiconductor device including element layers that are stacked. A first wiring layer and a second wiring layer are stacked between a first element layer and a second element layer. A third wiring layer and a fourth wiring layer are stacked over the second element layer. Transistors of logic cells are provided in the first element layer. Wirings of the logic cells are provided in the first wiring layer or the second wiring layer. Input ports and output ports of the logic cells are provided in the third wiring layer. The input port of one of the logic cells is connected to the output port of another logic cell through the wiring of the third wiring layer or the fourth wiring layer. Connecting the logic cells through the wiring layers over the second element layer improves the efficiency of steps of arranging and connecting the logic cells.Type: ApplicationFiled: August 3, 2017Publication date: November 16, 2017Inventors: Hikaru TAMURA, Naoaki TSUTSUI, Atsuo ISOBE
-
Patent number: 9818473Abstract: This invention provides a semiconductor device with high speed operation and reduced size. A circuit includes a circuit including a memory circuit and a circuit including a logic circuit; thus, the circuit functions as a memory device having a function of storing data and a function of performing logic operation. The circuit can output, in addition to data stored in the circuit, data corresponding to a result of logic operation performed using data stored in the circuit as an input signal. The circuit can directly obtain a result of logic operation from the circuit, and thus, the frequency of input/output of a signal performed between the circuit and the circuit can be reduced.Type: GrantFiled: March 12, 2015Date of Patent: November 14, 2017Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Naoaki Tsutsui
-
Patent number: 9748274Abstract: A memory device in which the number of films is reduced. The memory device includes a circuit and a wiring. The circuit includes a first memory cell and a second memory cell. The first memory cell includes a first transistor, a second transistor, and a first capacitor. The second memory cell includes a third transistor, a fourth transistor, and a second capacitor. The second memory cell is stacked over the first memory cell. One of a source and a drain of the first transistor is electrically connected to a gate of the second transistor and the first capacitor. One of a source and a drain of the third transistor is electrically connected to a gate of the fourth transistor and the second capacitor. A gate of the first transistor and a gate of the third transistor are electrically connected to the wiring.Type: GrantFiled: May 20, 2016Date of Patent: August 29, 2017Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Takahiko Ishizu, Shuhei Nagatsuka, Tatsuya Onuki, Yutaka Shionoiri, Naoaki Tsutsui, Shunpei Yamazaki
-
Patent number: 9741400Abstract: A semiconductor device or a memory device with a reduced area, a large storage capacity, a high-speed operation, or low power consumption is provided. The semiconductor device includes a first transistor, a second transistor, a capacitor, a first wiring, a second wiring, a sense amplifier circuit, a decoder, a step-up circuit, a level shifter, and a buffer circuit. The first wiring is electrically connected to the buffer circuit and a second gate electrode of the first transistor. The second wiring is electrically connected to the sense amplifier circuit and the drain electrode of the second transistor. The capacitor is electrically connected to the drain electrode of the first transistor and the source electrode of the second transistor.Type: GrantFiled: November 2, 2016Date of Patent: August 22, 2017Assignee: Semiconductor Energy Laboratory Co., LTD.Inventors: Shuhei Nagatsuka, Tomokazu Yokoi, Naoaki Tsutsui, Kazuaki Ohshima, Tatsuya Onuki
-
Patent number: 9729148Abstract: To provide a semiconductor device including element layers that are stacked. A first wiring layer and a second wiring layer are stacked between a first element layer and a second element layer. A third wiring layer and a fourth wiring layer are stacked over the second element layer. Transistors of logic cells are provided in the first element layer. Wirings of the logic cells are provided in the first wiring layer or the second wiring layer. Input ports and output ports of the logic cells are provided in the third wiring layer. The input port of one of the logic cells is connected to the output port of another logic cell through the wiring of the third wiring layer or the fourth wiring layer. Connecting the logic cells through the wiring layers over the second element layer improves the efficiency of steps of arranging and connecting the logic cells.Type: GrantFiled: February 3, 2016Date of Patent: August 8, 2017Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hikaru Tamura, Naoaki Tsutsui, Atsuo Isobe
-
Publication number: 20170133064Abstract: A semiconductor device or a memory device with a reduced area, a large storage capacity, a high-speed operation, or low power consumption is provided. The semiconductor device includes a first transistor, a second transistor, a capacitor, a first wiring, a second wiring, a sense amplifier circuit, a decoder, a step-up circuit, a level shifter, and a buffer circuit. The first wiring is electrically connected to the buffer circuit and a second gate electrode of the first transistor. The second wiring is electrically connected to the sense amplifier circuit and the drain electrode of the second transistor. The capacitor is electrically connected to the drain electrode of the first transistor and the source electrode of the second transistor.Type: ApplicationFiled: November 2, 2016Publication date: May 11, 2017Inventors: Shuhei NAGATSUKA, Tomokazu YOKOI, Naoaki TSUTSUI, Kazuaki OHSHIMA, Tatsuya ONUKI
-
Patent number: 9536592Abstract: A memory device includes a first memory circuit including a silicon transistor, a selection circuit including a silicon transistor, and a second memory circuit including oxide semiconductor transistors and a storage capacitor, in which one terminal of the storage capacitor is connected to a portion where two oxide semiconductor transistors are connected in series, an output of the second memory circuit is connected to a second input terminal of the selection circuit, and an input of the second memory circuit is connected to a first input terminal of the selection circuit or an output terminal of the first memory circuit.Type: GrantFiled: March 17, 2016Date of Patent: January 3, 2017Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Naoaki Tsutsui, Atsuo Isobe, Wataru Uesugi, Takuro Ohmaru
-
Publication number: 20160351243Abstract: A memory device in which the number of films is reduced. The memory device includes a circuit and a wiring. The circuit includes a first memory cell and a second memory cell. The first memory cell includes a first transistor, a second transistor, and a first capacitor. The second memory cell includes a third transistor, a fourth transistor, and a second capacitor. The second memory cell is stacked over the first memory cell. One of a source and a drain of the first transistor is electrically connected to a gate of the second transistor and the first capacitor. One of a source and a drain of the third transistor is electrically connected to a gate of the fourth transistor and the second capacitor. A gate of the first transistor and a gate of the third transistor are electrically connected to the wiring.Type: ApplicationFiled: May 20, 2016Publication date: December 1, 2016Inventors: Takahiko ISHIZU, Shuhei NAGATSUKA, Tatsuya ONUKI, Yutaka SHIONOIRI, Naoaki TSUTSUI, Shunpei YAMAZAKI
-
Publication number: 20160350182Abstract: A memory system that includes an error check and correct (ECC) circuit is provided. The memory system includes a memory, a circuit, and a processor. The memory system has a function of receiving write data from the outside. The memory includes a user data region, a first management region, and a second management region. The user data region stores the write data. The circuit has a function of performing ECC processings on the write data read from the user data region. The first management region stores data that indicates whether the user data region has stored the write data or not. The second management region stores data that indicates whether the circuit has performed the ECC processings on the write data read from the user data region or not.Type: ApplicationFiled: May 23, 2016Publication date: December 1, 2016Inventor: Naoaki TSUTSUI