Patents by Inventor Naohisa Nishioka
Naohisa Nishioka has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11380414Abstract: Disclosed herein is an apparatus that includes a first semiconductor chip having a plurality of pad electrodes and a plurality of first latch circuits assigned to an associated one of the pad electrodes, a second semiconductor chip having a plurality of TSVs each electrically connected to an associated one of the pad electrodes and a plurality of second latch circuits assigned to an associated one of the TSVs, and a training circuit configured to perform a training operation on a signal path including the selected one of the pad electrodes and the selected one of the TSVs. The training circuit is configured to activate a fail signal when the signal path is determined to be defective. The fail signal is stored in the selected one of the first latch circuits and the selected one of the second latch circuits.Type: GrantFiled: February 10, 2021Date of Patent: July 5, 2022Assignee: Micron Technology, Inc.Inventor: Naohisa Nishioka
-
Patent number: 11275111Abstract: Disclosed is a plurality of through-silicon vias (TSVs) and related systems, methods, and devices. An electronic device includes a stack of chips, a first TSV, and a second TSV. The stack of chips includes one or more side edges at a perimeter of the stack of chips. A TSV zone of the stack of chips is within a predetermined distance from the one or more side edges. The first TSV is within the TSV zone of the stack of chips at a first distance from the one or more side edges. The second TSV is within the TSV zone of the stack of chips at a second distance from the one or more side edges. The second distance is shorter than the first distance.Type: GrantFiled: September 20, 2019Date of Patent: March 15, 2022Assignee: Micron Technology, Inc.Inventor: Naohisa Nishioka
-
Patent number: 11244888Abstract: Disclosed herein is an apparatus that includes a memory cell array, a plurality of TSVs penetrating a semiconductor chip, an output circuit configured to output a data to the TSVs, an input circuit configured to receive a data from the TSVs, a pad supplied with a data from outside, and a control circuit configured to write the data to the memory cell array, read the data from the memory cell array, and transfer the data from the memory cell array to the input circuit via the output circuit and the TSVs.Type: GrantFiled: February 1, 2021Date of Patent: February 8, 2022Assignee: Micron Technology, Inc.Inventors: Naohisa Nishioka, Seiji Narui
-
Publication number: 20210193242Abstract: Disclosed herein is an apparatus that includes a first semiconductor chip having a plurality of pad electrodes and a plurality of first latch circuits assigned to an associated one of the pad electrodes, a second semiconductor chip having a plurality of TSVs each electrically connected to an associated one of the pad electrodes and a plurality of second latch circuits assigned to an associated one of the TSVs, and a training circuit configured to perform a training operation on a signal path including the selected one of the pad electrodes and the selected one of the TSVs. The training circuit is configured to activate a fail signal when the signal path is determined to be defective. The fail signal is stored in the selected one of the first latch circuits and the selected one of the second latch circuits.Type: ApplicationFiled: February 10, 2021Publication date: June 24, 2021Applicant: MICRON TECHNOLOGY, INC.Inventor: Naohisa Nishioka
-
Publication number: 20210183744Abstract: Disclosed herein is an apparatus that includes a memory cell array, a plurality of TSVs penetrating a semiconductor chip, an output circuit configured to output a data to the TSVs, an input circuit configured to receive a data from the TSVs, a pad supplied with a data from outside, and a control circuit configured to write the data to the memory cell array, read the data from the memory cell array, and transfer the data from the memory cell array to the input circuit via the output circuit and the TSVs.Type: ApplicationFiled: February 1, 2021Publication date: June 17, 2021Applicant: MICRON TECHNOLOGY, INC.Inventors: Naohisa Nishioka, Seiji Narui
-
Patent number: 11037843Abstract: Examples described herein include apparatuses and methods TSV resistance and short measurement in a stacked device. An example apparatus may include a chip comprising semiconductor substrate including a first surface and a second surface opposite to the first surface. The chip may include a first terminal formed above the first surface, a second terminal formed above the second surface, a buffer circuit coupled between the first and second terminals, a first through-substrate via (TSV) penetrating the semiconductor substrate, and a first switch coupled between the first terminal and the first TSV.Type: GrantFiled: October 16, 2019Date of Patent: June 15, 2021Assignee: Micron Technology, Inc.Inventor: Naohisa Nishioka
-
Publication number: 20210088586Abstract: Disclosed is a plurality of through-silicon vias (TSVs) and related systems, methods, and devices. An electronic device includes a stack of chips, a first TSV, and a second TSV. The stack of chips includes one or more side edges at a perimeter of the stack of chips. A TSV zone of the stack of chips is within a predetermined distance from the one or more side edges. The first TSV is within the TSV zone of the stack of chips at a first distance from the one or more side edges. The second TSV is within the TSV zone of the stack of chips at a second distance from the one or more side edges. The second distance is shorter than the first distance.Type: ApplicationFiled: September 20, 2019Publication date: March 25, 2021Inventor: Naohisa Nishioka
-
Patent number: 10930363Abstract: Disclosed herein is an apparatus that includes a first semiconductor chip having a plurality of pad electrodes and a plurality of first latch circuits assigned to an associated one of the pad electrodes, a second semiconductor chip having a plurality of TSVs each electrically connected to an associated one of the pad electrodes and a plurality of second latch circuits assigned to an associated one of the TSVs, and a training circuit configured to perform a training operation on a signal path including the selected one of the pad electrodes and the selected one of the TSVs. The training circuit is configured to activate a fail signal when the signal path is determined to be defective. The fail signal is stored in the selected one of the first latch circuits and the selected one of the second latch circuits.Type: GrantFiled: October 2, 2019Date of Patent: February 23, 2021Assignee: Micron Technology, Inc.Inventor: Naohisa Nishioka
-
Patent number: 10916489Abstract: Disclosed herein is an apparatus that includes a memory cell army, a plurality of TSVs penetrating a semiconductor chip, an output circuit configured to output a data to the TSVs, an input circuit configured to receive a data from the TSVs, a pad supplied with a data from outside, and a control circuit configured to write the data to the memory cell array, read the data from the memory cell array, and transfer the data from the memory cell array to the input circuit via the output circuit and the TSVs.Type: GrantFiled: October 2, 2019Date of Patent: February 9, 2021Assignee: Micron Technology, Inc.Inventors: Naohisa Nishioka, Seiji Narui
-
Publication number: 20200051876Abstract: Examples described herein include apparatuses and methods TSV resistance and short measurement in a stacked device. An example apparatus may include a chip comprising semiconductor substrate including a first surface and a second surface opposite to the first surface. The chip may include a first terminal formed above the first surface, a second terminal formed above the second surface, a buffer circuit coupled between the first and second terminals, a first through-substrate via (TSV) penetrating the semiconductor substrate, and a first switch coupled between the first terminal and the first TSV.Type: ApplicationFiled: October 16, 2019Publication date: February 13, 2020Applicant: MICRON TECHNOLOGY, INC.Inventor: Naohisa Nishioka
-
Patent number: 10468313Abstract: Examples described herein include apparatuses and methods TSV resistance and short measurement in a stacked device. An example apparatus may include a chip comprising semiconductor substrate including a first surface and a second surface opposite to the first surface. The chip may include a first terminal formed above the first surface, a second terminal formed above the second surface, a buffer circuit coupled between the first and second terminals, a first through-substrate via (TSV) penetrating the semiconductor substrate, and a first switch coupled between the first terminal and the first TSV.Type: GrantFiled: September 26, 2017Date of Patent: November 5, 2019Assignee: Micron Technology, Inc.Inventor: Naohisa Nishioka
-
Publication number: 20190096776Abstract: Examples described herein include apparatuses and methods TSV resistance and short measurement in a stacked device. An example apparatus may include a chip comprising semiconductor substrate including a first surface and a second surface opposite to the first surface. The chip may include a first terminal formed above the first surface, a second terminal formed above the second surface, a buffer circuit coupled between the first and second terminals, a first through-substrate via (TSV) penetrating the semiconductor substrate, and a first switch coupled between the first terminal and the first TSV.Type: ApplicationFiled: September 26, 2017Publication date: March 28, 2019Applicant: MICRON TECHNOLOGY, INC.Inventor: Naohisa Nishioka
-
Patent number: 10181347Abstract: A method includes resetting an output timing adjustment circuit in each of a plurality of DRAM devices to a default output timing data value, measuring a default delay from read command to read data for each of the plurality of DRAM devices, identifying a slowest DRAM device having a maximum default delay from read command to read data among the plurality of DRAM devices, writing an output timing data value to the output timing adjustment circuit in each of the plurality of DRAM devices to set the delay from read command to read data for each respective DRAM device to an amount substantially equal to the maximum default delay, and reading data from any one of the plurality of DRAM devices with a delay from read command to read data substantially equal to the maximum default delay.Type: GrantFiled: February 6, 2017Date of Patent: January 15, 2019Assignee: LONGITUDE LICENSING LIMITEDInventors: Naohisa Nishioka, Chikara Kondo
-
Publication number: 20170148498Abstract: A method includes resetting an output timing adjustment circuit in each of a plurality of DRAM devices to a default output timing data value, measuring a default delay from read command to read data for each of the plurality of DRAM devices, identifying a slowest DRAM device having a maximum default delay from read command to read data among the plurality of DRAM devices, writing an output timing data value to the output timing adjustment circuit in each of the plurality of DRAM devices to set the delay from read command to read data for each respective DRAM device to an amount substantially equal to the maximum default delay, and reading data from any one of the plurality of DRAM devices with a delay from read command to read data substantially equal to the maximum default delay.Type: ApplicationFiled: February 6, 2017Publication date: May 25, 2017Inventors: Naohisa Nishioka, Chikara Kondo
-
Patent number: 9564203Abstract: A method includes resetting an output timing adjustment circuit in each of a plurality of DRAM devices to a default output timing data value, measuring a default delay from read command to read data for each of the plurality of DRAM devices, identifying a slowest DRAM device having a maximum default delay from read command to read data among the plurality of DRAM devices, writing an output timing data value to the output timing adjustment circuit in each of the plurality of DRAM devices to set the delay from read command to read data for each respective DRAM device to an amount substantially equal to the maximum default delay, and reading data from any one of the plurality of DRAM devices with a delay from read command to read data substantially equal to the maximum default delay.Type: GrantFiled: June 1, 2015Date of Patent: February 7, 2017Assignee: LONGITUDE SEMICONDUCTOR S.A.R.L.Inventors: Naohisa Nishioka, Chikara Kondo
-
Patent number: 9312031Abstract: A semiconductor chip includes a memory array including a plurality of memory cells, a plurality of terminals including a plurality of test terminals to output a result of a specific test, and a circuit that outputs the result to a selected one of the plurality of test terminals based on a chip identification data.Type: GrantFiled: August 23, 2014Date of Patent: April 12, 2016Assignee: PS4 LUXCO S.A.R.L.Inventor: Naohisa Nishioka
-
Patent number: 9281076Abstract: A semiconductor device has an antifuse element and a measurement unit. The antifuse element stores information according to whether the antifuse element is in the broken or unbroken state. The measurement unit determines a resistance value related to the resistance value of the broken antifuse element.Type: GrantFiled: January 24, 2014Date of Patent: March 8, 2016Assignee: PS4 Luxco S.a.r.l.Inventor: Naohisa Nishioka
-
Publication number: 20150262648Abstract: A method includes resetting an output timing adjustment circuit in each of a plurality of DRAM devices to a default output timing data value, measuring a default delay from read command to read data for each of the plurality of DRAM devices, identifying a slowest DRAM device having a maximum default delay from read command to read data among the plurality of DRAM devices, writing an output timing data value to the output timing adjustment circuit in each of the plurality of DRAM devices to set the delay from read command to read data for each respective DRAM device to an amount substantially equal to the maximum default delay, and reading data from any one of the plurality of DRAM devices with a delay from read command to read data substantially equal to the maximum default delay.Type: ApplicationFiled: June 1, 2015Publication date: September 17, 2015Inventors: Naohisa Nishioka, Chikara Kondo
-
Patent number: 9087571Abstract: A semiconductor device includes an interface chip including: an internal data terminal, and a timing data storage circuit configured to output a plurality of timing set signals, and a plurality of core chips stacked with one another, each of the core chips including a plurality of memory cells, an output control circuit coupled to the timing data storage circuit of the interface chip, the output control circuit being configured to receive a corresponding one of the timing set signals and to output an output timing signal in response to the corresponding one of the timing set signals, and a data output circuit coupled to the internal data terminal of the interface chip, the data output circuit being configured to output data in response to the output timing signal, the data being derived from a corresponding one of the memory cells.Type: GrantFiled: November 1, 2013Date of Patent: July 21, 2015Assignee: PS4 Luxco S.a.r.l.Inventors: Hideyuki Yoko, Naohisa Nishioka, Chikara Kondo, Ryuji Takishita
-
Patent number: 9047989Abstract: A method includes resetting an output timing adjustment circuit in each of a plurality of DRAM devices to a default output timing data value, measuring a default delay from read command to read data for each of the plurality of DRAM devices, identifying a slowest DRAM device having a maximum default delay from read command to read data among the plurality of DRAM devices, writing an output timing data value to the output timing adjustment circuit in each of the plurality of DRAM devices to set the delay from read command to read data for each respective DRAM device to an amount substantially equal to the maximum default delay, and reading data from any one of the plurality of DRAM devices with a delay from read command to read data substantially equal to the maximum default delay.Type: GrantFiled: February 12, 2014Date of Patent: June 2, 2015Assignee: PS4 Luxco S.a.r.l.Inventors: Naohisa Nishioka, Chikara Kondo