Patents by Inventor Naoto Horiguchi
Naoto Horiguchi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10720363Abstract: The disclosed technology generally relates to semiconductor fabrication and more particularly to forming vertical transistor devices. In an aspect, a method of forming a vertical transistor device includes forming, on a substrate, a fin comprising a stack including a first layer, a second layer formed above the first layer and a third layer formed above the second layer. The method additionally includes forming a gate layer serving as an etch mask above the third layer. The method further includes etching the second and third layers of the fin using the gate layer as the etch mask to form a pillar. First and third layers of the pillar define a source region and a drain region, respectively, of the vertical transistor device. A second layer of the pillar defines a channel region of the vertical transistor device. The gate layer comprises a gate electrode arranged on at least one sidewall of the second layer.Type: GrantFiled: May 11, 2018Date of Patent: July 21, 2020Assignees: IMEC vzw, Vrije Universiteit BrusselInventors: Julien Ryckaert, Naoto Horiguchi, Dan Mocuta, Trong Huynh Bao
-
Patent number: 10607896Abstract: The disclosed technology generally relates to semiconductor devices and more particularly to a gate structure for a semiconductor device, and to methods of forming the same. In an aspect a method for forming a gate structure includes forming a first set of one or more semiconductor features and a second set of one or more semiconductor features. The method additionally includes forming a sacrificial gate extending across the semiconductor features of the first set and the semiconductor features of the second set.Type: GrantFiled: May 10, 2017Date of Patent: March 31, 2020Assignee: IMEC vzwInventors: Lars-Ake Ragnarsson, Hendrik F.W. Dekkers, Tom Schram, Julien Ryckaert, Naoto Horiguchi, Mustafa Badaroglu
-
Patent number: 10522552Abstract: The disclosed technology generally relates semiconductor devices and more particularly to a vertical transistor device, and a method of fabricating the same. In one aspect, the method includes providing, on a substrate, a fin formed of a stack of a first layer, a second layer and a third layer, wherein the second layer is positioned above the first layer and the third layer is positioned above the second layer. The method additionally includes forming a dielectric on the sidewalls of the first and third layers of the fin selectively against a sidewall of the second layer, and the method additionally includes forming a gate contacting layer for contacting a sidewall of the second layer. The first and third layers define a source region and a drain region, respectively, of the vertical transistor device. The second layer defines a channel region of the vertical transistor device.Type: GrantFiled: May 15, 2018Date of Patent: December 31, 2019Assignee: IMEC vzwInventors: Julien Ryckaert, Naoto Horiguchi, Dan Mocuta, Trong Huynh Bao
-
Patent number: 10439036Abstract: The disclosed technology generally relates to semiconductor devices, and more particularly to transistor devices such as metal-oxide-semiconductor (MOS) transistor devices. In one aspect, a transistor device comprises a channel region in a substrate partially delimited by a source and a drain junction at a main surface of the substrate. A first dielectric layer stack is arranged on the channel region, such that an orthogonal projection of the first dielectric layer stack on the main surface defining a first area is between and does not overlap the junctions and. A second dielectric layer stack is formed laterally adjacent to and in contact with the first dielectric layer stack, such that an orthogonal projection of the second dielectric layer stack overlaps the junction and defines a second area. A metal gate layer is formed on the first and second dielectric layer stacks, where an orthogonal projection of the metal gate layer on the main surface overlaps the first area and the second area.Type: GrantFiled: December 9, 2016Date of Patent: October 8, 2019Assignee: IMEC vzwInventors: Alessio Spessot, An De Keersgieter, Naoto Horiguchi
-
Patent number: 10361268Abstract: A method of forming an internal spacer between nanowires, the method involving: providing a fin comprising a stack of layers of sacrificial material alternated with nanowire material, and selectively removing part of the sacrificial material, thereby forming a recess. The method also involves depositing dielectric material into the recess resulting in dielectric material within the recess and excess dielectric material outside the recess, where a crevice remains in the dielectric material in each recess, and removing the excess dielectric material using a first etchant. The method also involves enlarging the crevices to form a gap using a second etchant such that a remaining dielectric material still covers the sacrificial material and partly covers the nanowire material, and such that outer ends of the nanowire material are accessible; and growing electrode material on the outer ends such that the electrode material from neighboring outer ends merge, thereby covering the gap.Type: GrantFiled: February 28, 2018Date of Patent: July 23, 2019Assignee: IMEC VZWInventors: Kurt Wostyn, Hans Mertens, Liesbeth Witters, Andriy Hikavyy, Naoto Horiguchi
-
Publication number: 20190082215Abstract: A display control method executed by a terminal, the terminal including a display including a screen and at least one processor, the method including displaying, using the at least one processor, a first video content on a first area of the screen; generating, using the at least one processor, a screenshot of the first area of the screen in response to accepting a command to capture an image of the first video content being played back; and displaying, using the at least one processor, the generated screenshot in a second area of the screen. When the screenshot is displayed in the second area, the first video content continues to be played back in the first area of the screen.Type: ApplicationFiled: October 11, 2018Publication date: March 14, 2019Applicant: LINE CorporationInventor: Naoto HORIGUCHI
-
Publication number: 20180342524Abstract: The disclosed technology generally relates semiconductor devices and more particularly to a vertical transistor device, and a method of fabricating the same. In one aspect, the method includes providing, on a substrate, a fin formed of a stack of a first layer, a second layer and a third layer, wherein the second layer is positioned above the first layer and the third layer is positioned above the second layer. The method additionally includes forming a dielectric on the sidewalls of the first and third layers of the fin selectively against a sidewall of the second layer, and the method additionally includes forming a gate contacting layer for contacting a sidewall of the second layer. The first and third layers define a source region and a drain region, respectively, of the vertical transistor device. The second layer defines a channel region of the vertical transistor device.Type: ApplicationFiled: May 15, 2018Publication date: November 29, 2018Inventors: Julien Ryckaert, Naoto Horiguchi, Dan Mocuta, Trong Huynh Bao
-
Publication number: 20180330997Abstract: The disclosed technology generally relates to semiconductor fabrication and more particularly to forming vertical transistor devices. In an aspect, a method of forming a vertical transistor device includes forming, on a substrate, a fin comprising a stack including a first layer, a second layer formed above the first layer and a third layer formed above the second layer. The method additionally includes forming a gate layer serving as an etch mask above the third layer. The method further includes etching the second and third layers of the fin using the gate layer as the etch mask to form a pillar. First and third layers of the pillar define a source region and a drain region, respectively, of the vertical transistor device. A second layer of the pillar defines a channel region of the vertical transistor device. The gate layer comprises a gate electrode arranged on at least one sidewall of the second layer.Type: ApplicationFiled: May 11, 2018Publication date: November 15, 2018Inventors: Julien Ryckaert, Naoto Horiguchi, Dan Mocuta, Trong Huynh Bao
-
Publication number: 20180254321Abstract: A method of forming an internal spacer between nanowires, the method involving: providing a fin comprising a stack of layers of sacrificial material alternated with nanowire material, and selectively removing part of the sacrificial material, thereby forming a recess. The method also involves depositing dielectric material into the recess resulting in dielectric material within the recess and excess dielectric material outside the recess, where a crevice remains in the dielectric material in each recess, and removing the excess dielectric material using a first etchant. The method also involves enlarging the crevices to form a gap using a second etchant such that a remaining dielectric material still covers the sacrificial material and partly covers the nanowire material, and such that outer ends of the nanowire material are accessible; and growing electrode material on the outer ends such that the electrode material from neighboring outer ends merge, thereby covering the gap.Type: ApplicationFiled: February 28, 2018Publication date: September 6, 2018Applicant: IMEC VZWInventors: Kurt Wostyn, Hans Mertens, Liesbeth Witters, Andriy Hikavyy, Naoto Horiguchi
-
Publication number: 20180174927Abstract: An example embodiment relates to a method for making a contact to a source or drain region of a semiconductor device. The method may include providing the semiconductor device having at least one source or drain region, the source or drain region having an exposed area. The method may further include partially etching the source or drain region such that the exposed area is increased. The method may further include providing a contact covering at least the etched part of the source or drain region. The contact may contact the source or drain region on at least 3 sides of the source or drain region.Type: ApplicationFiled: November 21, 2017Publication date: June 21, 2018Applicant: IMEC VZWInventors: Naoto Horiguchi, Andriy Hikavyy, Steven Demuynck
-
Publication number: 20170330801Abstract: The disclosed technology generally relates to semiconductor devices and more particularly to a gate structure for a semiconductor device, and to methods of forming the same. In an aspect a method for forming a gate structure includes forming a first set of one or more semiconductor features and a second set of one or more semiconductor features. The method additionally includes forming a sacrificial gate extending across the semiconductor features of the first set and the semiconductor features of the second set.Type: ApplicationFiled: May 10, 2017Publication date: November 16, 2017Inventors: Lars-Ake Ragnarsson, Hendrik F.W. Dekkers, Tom Schram, Julien Ryckaert, Naoto Horiguchi, Mustafa Badaroglu
-
Publication number: 20170207217Abstract: The disclosed technology generally relates to semiconductor devices, and more particularly to FinFET transistors. In one aspect, at least three fins are arranged to extend in parallel in a first direction and are laterally separated from each other in a second direction by shallow trench isolation structures having a first fin spacing, where at least a portion of each fin protrudes out from a substrate. At least a portion of each of a first fin and a second fin of the at least three fins vertically protrude to a level higher than an upper surface of the shallow trench isolation structures. A third fin is formed laterally between the first fin and the second fin in the second direction, where the third fin has a non-protruding region which extends vertically to a level below or equal to the upper surface of the shallow trench isolation structures.Type: ApplicationFiled: December 16, 2016Publication date: July 20, 2017Inventors: Geert HELLINGS, Roman BOSCHKE, Dimitri LINTEN, Naoto HORIGUCHI
-
Publication number: 20170170289Abstract: The disclosed technology generally relates to semiconductor devices, and more particularly to transistor devices such as metal-oxide-semiconductor (MOS) transistor devices. In one aspect, a transistor device comprises a channel region in a substrate partially delimited by a source and a drain junction at a main surface of the substrate. A first dielectric layer stack is arranged on the channel region, such that an orthogonal projection of the first dielectric layer stack on the main surface defining a first area is between and does not overlap the junctions and. A second dielectric layer stack is formed laterally adjacent to and in contact with the first dielectric layer stack, such that an orthogonal projection of the second dielectric layer stack overlaps the junction and defines a second area. A metal gate layer is formed on the first and second dielectric layer stacks, where an orthogonal projection of the metal gate layer on the main surface overlaps the first area and the second area.Type: ApplicationFiled: December 9, 2016Publication date: June 15, 2017Inventors: Alessio Spessot, An De Keersgieter, Naoto Horiguchi
-
Patent number: 9633891Abstract: An example method includes providing a layer stack in a trench defined by adjacent STI structures and recessing the STI structures adjacent to the layer stack to thereby expose an upper portion of the layer stack, the upper portion comprising at least a channel portion. The method further includes providing one or more protection layers on the upper portion of the layer stack and then further recessing the STI structures selectively to the protection layers and the layer stack, to thereby expose a central portion of the layer stack. And the method includes removing the central portion of the layer stack, resulting in a freestanding upper part and a lower part of the layer stack being physically separated from each other.Type: GrantFiled: October 28, 2015Date of Patent: April 25, 2017Assignee: IMEC VZWInventors: Nadine Collaert, Geert Eneman, Naoto Horiguchi, Min-Soo Kim, Rita Rooyackers, Anabela Veloso, Liesbeth Witters
-
Publication number: 20160126131Abstract: An example method includes providing a layer stack in a trench defined by adjacent STI structures and recessing the STI structures adjacent to the layer stack to thereby expose an upper portion of the layer stack, the upper portion comprising at least a channel portion. The method further includes providing one or more protection layers on the upper portion of the layer stack and then further recessing the STI structures selectively to the protection layers and the layer stack, to thereby expose a central portion of the layer stack. And the method includes removing the central portion of the layer stack, resulting in a freestanding upper part and a lower part of the layer stack being physically separated from each other.Type: ApplicationFiled: October 28, 2015Publication date: May 5, 2016Applicant: IMEC VZWInventors: Nadine Collaert, Geert Eneman, Naoto Horiguchi, Min-Soo Kim, Rita Rooyackers, Anabela Veloso, Liesbeth Witters
-
Patent number: 9105746Abstract: A method for manufacturing a field effect transistor of a non-planar type, comprising providing a substrate having an initially planar front main surface, and providing shallow trench isolation structures in the substrate on the front surface, thereby defining a plurality of fin structures in the substrate between the shallow trench isolation structures. Top surfaces of the shallow trench isolation structures and the fin structures abut on a common planar surface, and sidewalls of the fin structures are fully concealed by the shallow trench isolation structures. The method also includes forming a dummy gate structure over a central portion of the plurality of fin structures on the common planar surface, forming dielectric spacer structures around the dummy gate structure, and removing the dummy gate structure, thereby leaving a gate trench defined by the dielectric spacer structures.Type: GrantFiled: October 22, 2014Date of Patent: August 11, 2015Assignee: IMEC VZWInventors: Min-Soo Kim, Guillaume Boccardi, Soon Aik Chew, Naoto Horiguchi
-
Publication number: 20150111351Abstract: A method for manufacturing a field effect transistor of a non-planar type, comprising providing a substrate having an initially planar front main surface, and providing shallow trench isolation structures in the substrate on the front surface, thereby defining a plurality of fin structures in the substrate between the shallow trench isolation structures. Top surfaces of the shallow trench isolation structures and the fin structures abut on a common planar surface, and sidewalls of the fin structures are fully concealed by the shallow trench isolation structures. The method also includes forming a dummy gate structure over a central portion of the plurality of fin structures on the common planar surface, forming dielectric spacer structures around the dummy gate structure, and removing the dummy gate structure, thereby leaving a gate trench defined by the dielectric spacer structures.Type: ApplicationFiled: October 22, 2014Publication date: April 23, 2015Applicant: IMEC VZWInventors: Min-Soo Kim, Guillaume Boccardi, Soon Aik Chew, Naoto Horiguchi
-
Patent number: 7468297Abstract: A method of manufacturing semiconductor device comprising forms a first impurity diffusion region as a lower electrode of a capacitor in a first area of a semiconductor substrate by implanting impurities at a first dose; forms a second impurity diffusion region in a second area, at the end part of the semiconductor substrate, by implanting impurities at a second dose; and forms, by a thermal oxidation method, a capacitor insulation film having a first thickness on the first impurity diffusion region and forms an oxide film having a second thickness which is thicker than the first thickness on the second area.Type: GrantFiled: April 6, 2005Date of Patent: December 23, 2008Assignee: Fujitsu LimitedInventors: Toshiro Futatsugi, Naoto Horiguchi, Ken-ichi Okabe, Kenichi Hikazutani
-
Patent number: 7235470Abstract: A semiconductor device is provided, which aims to reduce the standby power thereof by reducing the leak between a body and a drain with restraining the effect on a threshold voltage, in order to actualize the highly reliable semiconductor device. When extension regions are formed, an n-type impurity less diffusive than phosphorus (P+), for example, arsenic (As+) is used as an impurity. In addition to ordinary ion implantation with high dose (high concentration) and low acceleration energy, As+ ions are implanted with low dose and high acceleration energy.Type: GrantFiled: March 23, 2004Date of Patent: June 26, 2007Assignee: Fujitsu LimitedInventor: Naoto Horiguchi
-
Publication number: 20050221556Abstract: A method of manufacturing semiconductor device comprising forms a first impurity diffusion region as a lower electrode of a capacitor in a first area of a semiconductor substrate by implanting impurities at a first dose; forms a second impurity diffusion region in a second area, at the end part of the semiconductor substrate, by implanting impurities at a second dose; and forms, by a thermal oxidation method, a capacitor insulation film having a first thickness on the first impurity diffusion region and forms an oxide film having a second thickness which is thicker than the first thickness on the second area.Type: ApplicationFiled: April 6, 2005Publication date: October 6, 2005Inventors: Toshiro Futatsugi, Naoto Horiguchi, Ken-ichi Okabe, Kenichi Hikazutani