Patents by Inventor Natalie B. Feilchenfeld
Natalie B. Feilchenfeld has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7868423Abstract: A structure for a semiconductor device includes an isolated MOSFET (e.g., NFET) having triple-well technology adjacent to an isolated PFET which itself is adjacent to an isolated NFET. The structure includes a substrate in which is formed a deep n-band region underneath any n-wells, p-wells and p-band regions within the substrate. One p-band region is formed above the deep n-band region and underneath the isolated p-well for the isolated MOSFET, while another p-band region is formed above the deep n-band region and underneath all of the p-wells and n-wells, including those that are part of the isolated PFET and NFET devices within the substrate. The n-wells for the isolated MOSFET are connected to the deep n-band region.Type: GrantFiled: November 12, 2008Date of Patent: January 11, 2011Assignee: International Business Machines CorporationInventors: John J. Benoit, David S. Collins, Natalie B. Feilchenfeld, Michael L. Gautsch, Xuefeng Liu, Robert M. Rassel, Stephen A. St. Onge, James A. Slinkman
-
Patent number: 7829945Abstract: A gate stack comprising a uniform thickness gate dielectric, a gate electrode, and an oxygen-diffusion-resistant gate cap is formed on a semiconductor substrate. Thermal oxidation is performed only on the drain side of the gate electrode, while the source side is protected from thermal oxidation. A thermal oxide on the drain side sidewall of the gate electrode is integrally formed with a graded thickness silicon oxide containing gate dielectric, of which the thickness monotonically increases from the source side to the drain side. The thickness profile may be self-aligned to the drain side edge of the gate electrode, or may have a portion with a self-limiting thickness. The graded thickness profile may be advantageously used to form a lateral diffusion metal oxide semiconductor field effect transistor providing an enhanced performance.Type: GrantFiled: October 26, 2007Date of Patent: November 9, 2010Assignee: International Business Machines CorporationInventors: James W. Adkisson, Natalie B. Feilchenfeld, Jeffrey P. Gambino, Benjamin T. Voegeli, Michael J. Zierak
-
Publication number: 20100149723Abstract: The invention is directed to an improved capacitor that reduces edge defects and prevents yield failures. A first embodiment of the invention comprises a protective layer adjacent an interface of a conductive layer with the insulator, while the second embodiment of the invention comprises a protective layer on an insulator which is on a conductive layer.Type: ApplicationFiled: February 17, 2010Publication date: June 17, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: EBENEZER E. ESHUN, RONALD J. BOLAM, DOUGLAS D. COOLBAUGH, KEITH E. DOWNES, NATALIE B. FEILCHENFELD, ZHONG-XIANG HE
-
Patent number: 7728372Abstract: The invention is directed to an improved capacitor that reduces edge defects and prevents yield failures. A first embodiment of the invention comprises a protective layer adjacent an interface of a conductive layer with the insulator, while the second embodiment of the invention comprises a protective layer on an insulator which is on a conductive layer.Type: GrantFiled: May 10, 2006Date of Patent: June 1, 2010Assignee: International Business Machines CorporationInventors: Ebenezer E. Eshun, Ronald J. Bolam, Douglas D. Coolbaugh, Keith E. Downes, Natalie B. Feilchenfeld, Zhong-Xiang He
-
Publication number: 20100117122Abstract: A structure for a semiconductor device includes an isolated MOSFET (e.g., NFET) having triple-well technology adjacent to an isolated PFET which itself is adjacent to an isolated NFET. The structure includes a substrate in which is formed a deep n-band region underneath any n-wells, p-wells and p-band regions within the substrate. One p-band region is formed above the deep n-band region and underneath the isolated p-well for the isolated MOSFET, while another p-band region is formed above the deep n-band region and underneath all of the p-wells and n-wells, including those that are part of the isolated PFET and NFET devices within the substrate. The n-wells for the isolated MOSFET are connected to the deep n-band region.Type: ApplicationFiled: November 12, 2008Publication date: May 13, 2010Inventors: John J. Benoit, David S. Collins, Natalie B. Feilchenfeld, Michael L. Gautsch, Xuefeng Liu, Robert M. Rassel, Stephen A. St Onge, James A. Slinkman
-
Publication number: 20090261426Abstract: A disposable structure displaced from an edge of a gate electrode and a drain region aligned to the disposable structure is formed. Thus, the drain region is self-aligned to the edge of the gate electrode. The disposable structure may be a disposable spacer, or alternately, the disposable structure may be formed simultaneously with, and comprise the same material as, a gate electrode. After formation of the drain regions, the disposable structure is removed. The self-alignment of the drain region to the edge of the gate electrode provides a substantially constant drift distance that is independent of any overlay variation of lithographic processes.Type: ApplicationFiled: April 17, 2008Publication date: October 22, 2009Applicant: International Business Machines CorporationInventors: Natalie B. Feilchenfeld, Jeffrey P. Gambino, Xuefeng Liu, Benjamin T. Voegeli, Steven H. Voldman, Michael J. Zierak
-
Publication number: 20090193378Abstract: Modifying a layout of an integrated circuit (IC) based on a function of an interconnect therein and a related circuit and design structure are disclosed. In one embodiment, a method includes identifying a function of an interconnect in the layout from data of the layout embodied in a computer readable medium; and modifying the layout to form another layout that accommodates the function of the interconnect. A design structure embodied in a machine readable medium used in a design process, according to one embodiment, may include a circuit including a high voltage interconnect positioned in a dielectric layer, the high voltage interconnect positioned such that no fill is above or below the high voltage interconnect.Type: ApplicationFiled: January 29, 2008Publication date: July 30, 2009Inventors: James W. Adkisson, Natalie B. Feilchenfeld, Jeffrey P. Gambino, Howard S. Landis, Benjamin T. Voegeli, Steven H. Voldman, Michael J. Zierak
-
Publication number: 20090140343Abstract: A dielectric material layer is formed on a bottom surface and sidewalls of a trench in a semiconductor substrate. The silicon oxide layer forms a drift region dielectric on which a field plate is formed. Shallow trench isolation may be formed prior to formation of the drift region dielectric, or may be formed utilizing the same processing steps as the formation of the drift region dielectric. A gate dielectric layer is formed on exposed semiconductor surfaces and a gate conductor layer is formed on the gate dielectric layer and the drift region dielectric. The field plate may be electrically tied to the gate electrode, may be an independent electrode having an external bias, or may be a floating electrode. The field plate biases the drift region to enhance performance and extend allowable operating voltage of a lateral diffusion field effect transistor during operation.Type: ApplicationFiled: December 4, 2007Publication date: June 4, 2009Applicant: International Business Machines CorporationInventors: Natalie B. Feilchenfeld, Jeffrey P. Gambino, Louis D. Lanzerotti, Benjamin T. Voegeli, Steven H. Voldman, Michael J. Zierak
-
Publication number: 20090108347Abstract: A gate stack comprising a uniform thickness gate dielectric, a gate electrode, and an oxygen-diffusion-resistant gate cap is formed on a semiconductor substrate. Thermal oxidation is performed only on the drain side of the gate electrode, while the source side is protected from thermal oxidation. A thermal oxide on the drain side sidewall of the gate electrode is integrally formed with a graded thickness silicon oxide containing gate dielectric, of which the thickness monotonically increases from the source side to the drain side. The thickness profile may be self-aligned to the drain side edge of the gate electrode, or may have a portion with a self-limiting thickness. The graded thickness profile may be advantageously used to form a lateral diffusion metal oxide semiconductor field effect transistor providing an enhanced performance.Type: ApplicationFiled: October 26, 2007Publication date: April 30, 2009Inventors: James W. Adkisson, Natalie B. Feilchenfeld, Jeffrey P. Gambino, Benjamin T. Voegeli, Michael J. Zierak
-
Patent number: 7511940Abstract: Disclosed is a method of fabricating a metal-insulator-metal (MIM) capacitor. In this method, a dielectric layer is formed above a lower conductor layer and an upper conductor layer is formed above the dielectric layer. The invention then forms an etch stop layer above the upper conductor layer and the dielectric layer, and forms a hardmask (silicon oxide hardmask, a silicon nitride hardmask, etc.) over the etch stop layer. Next, a photoresist is patterned above the hardmask, which allows the hardmask, the etch stop layer, the dielectric layer, and the lower conductor layer to be etched through the photoresist.Type: GrantFiled: August 15, 2007Date of Patent: March 31, 2009Assignee: International Business Machines CorporationInventors: Douglas D. Coolbaugh, Ebenezer E. Eshun, Natalie B. Feilchenfeld, Michael L. Gautsch, Zhong-Xiang He, Matthew D. Moon, Vidhya Ramachandran, Barbara Waterhouse
-
Publication number: 20080203490Abstract: High performance bipolar transistors with raised extrinsic self-aligned base are integrated into a BiCMOS structure containing CMOS devices. By forming pad layers and raising the height of an intrinsic base layer relative to the source and drain of preexisting CMOS devices and by forming an extrinsic base through selective epitaxy, the effect of topographical variations is minimized during a lithographic patterning of the extrinsic base. Also, by not employing any chemical mechanical planarization process during the fabrication of the bipolar structures, complexity of process integration is reduced. Internal spacers or external spacers may be formed to isolate the base from the emitter. The pad layers, the intrinsic base layer, and the extrinsic base layer form a mesa structure with coincident outer sidewall surfaces.Type: ApplicationFiled: February 28, 2007Publication date: August 28, 2008Inventors: Natalie B. Feilchenfeld, Bradley A. Orner, Benjamin T. Voegeli
-
Patent number: 7301752Abstract: Disclosed is a method of fabricating a metal-insulator-metal (MIM) capacitor. In this method, a dielectric layer is formed above a lower conductor layer and an upper conductor layer is formed above the dielectric layer. The invention then forms an etch stop layer above the upper conductor layer and the dielectric layer, and forms a hardmask (silicon oxide hardmask, a silicon nitride hardmask, etc.) over the etch stop layer. Next, a photoresist is patterned above the hardmask, which allows the hardmask, the etch stop layer, the dielectric layer, and the lower conductor layer to be etched through the photoresist.Type: GrantFiled: June 4, 2004Date of Patent: November 27, 2007Assignee: International Business Machines CorporationInventors: Douglas D. Coolbaugh, Ebenezer E. Eshun, Natalie B. Feilchenfeld, Michael L. Gautsch, Zhong-Xiang He, Matthew D. Moon, Vidhya Ramachandran, Barbara Waterhouse
-
Patent number: 6906401Abstract: A method of forming a quasi-self-aligned heterojunction bipolar transistor (HBT) that exhibits high-performance is provided. The method includes the use of a patterned emitter landing pad stack which serves to improve the alignment for the emitter-opening lithography and as an etch stop layer for the emitter opening etch. The present invention also provides an HBT that includes a raised extrinsic base having monocrystalline regions located beneath the emitter landing pad stack.Type: GrantFiled: May 28, 2004Date of Patent: June 14, 2005Assignee: International Business Machines CorporationInventors: James S. Dunn, Natalie B. Feilchenfeld, Qizhi Liu, Andreas D. Stricker
-
Publication number: 20040224461Abstract: A method of forming a quasi-self-aligned heterojunction bipolar transistor (HBT) that exhibits high-performance is provided. The method includes the use of a patterned emitter landing pad stack which serves to improve the alignment for the emitter-opening lithography and as an etch stop layer for the emitter opening etch. The present invention also provides an HBT that includes a raised extrinsic base having monocrystalline regions located beneath the emitter landing pad stack.Type: ApplicationFiled: May 28, 2004Publication date: November 11, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: James S. Dunn, Natalie B. Feilchenfeld, Qizhi Liu, Andreas D. Stricker
-
Publication number: 20040222497Abstract: A method of forming a quasi-self-aligned heterojunction bipolar transistor (HBT) that exhibits high-performance is provided. The method includes the use of a patterned emitter landing pad stack which serves to improve the alignment for the emitter-opening lithography and as an etch stop layer for the emitter opening etch. The present invention also provides an HBT that includes a raised extrinsic base having monocrystalline regions located beneath the emitter landing pad stack.Type: ApplicationFiled: May 9, 2003Publication date: November 11, 2004Applicant: International Business Machines CorporationInventors: James S. Dunn, Natalie B. Feilchenfeld, Qizhi Liu, Andreas D. Stricker
-
Patent number: 6809024Abstract: A method of forming a quasi-self-aligned heterojunction bipolar transistor (HBT) that exhibits high-performance is provided. The method includes the use of a patterned emitter landing pad stack which serves to improve the alignment for the emitter-opening lithography and as an etch stop layer for the emitter opening etch. The present invention also provides an HBT that includes a raised extrinsic base having monocrystalline regions located beneath the emitter landing pad stack.Type: GrantFiled: May 9, 2003Date of Patent: October 26, 2004Assignee: International Business Machines CorporationInventors: James S. Dunn, Natalie B. Feilchenfeld, Qizhi Liu, Andreas D. Stricker
-
Patent number: 5489500Abstract: Disclosed is a parallel processor packaging structure and a method for manufacturing the structure. The individual logic and memory elements are on printed circuit cards. These printed circuit boards and cards are, in turn, mounted on or connected to circuitized flexible substrates extending outwardly from a laminate of the circuitized, flexible substrates. Intercommunication is provided through a switch structure that is implemented in the laminate. The printed circuit cards are mounted on or connected to a plurality of circuitized flexible substrates, with one printed circuit card at each end of the circuitized flexible circuit. The circuitized flexible substrates connect the separate printed circuit boards and cards through the central laminate portion. This laminate portion provides XY plane and Z-axis interconnection for inter-processor, inter-memory, inter-processor/memory element, and processor to memory bussing interconnection, and communication.Type: GrantFiled: July 27, 1993Date of Patent: February 6, 1996Assignee: International Business Machines, Inc.Inventors: John Andrejack, Natalie B. Feilchenfeld, David B. Stone, Paul G. Wilkin, Michael Wozniak
-
Patent number: 4883744Abstract: A polyimide pattern is formed on a substrate by providing a layer of photosensitive polyimide precursor containing the polyimide precursor and a compound having a photosensitive group on the substrate and prebaking the layer. The layer is then exposed imagewise to actinic radiation through a photomask to form an exposed image pattern of the polyimide precursor in the layer. The unexposed areas of the layer are removed using a liquid developer and the exposed image pattern is cured by heating. In one aspect of the present invention, the prebaking step employs a judicious selection of times and temperature to eliminate the problem of formation of a white residue that occurs from using prior art prebake procedures. In another aspect of the present invention, a particular liquid developer composition is employed to facilitate the formation of sloped vias in the polyimide. In another aspect of the present invention, a particular range of exposure wavelength(s) is employed to obtain smooth walled vias.Type: GrantFiled: May 17, 1988Date of Patent: November 28, 1989Assignee: International Business Machines CorporationInventors: Natalie B. Feilchenfeld, Stephen J. Fuerniss, John J. Glenning, Walter P. Pawlowski, Giana M. Phelan, Paul G. Rickerl