Patents by Inventor Neng-Tai Shih
Neng-Tai Shih has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170012028Abstract: A recoverable device for memory product includes a substrate, a plurality of device dies and at least one local interconnect layer. The device dies are embedded inside the substrate. The at least one local interconnect layer is disposed on an upper surface of the substrate, and configured to route the device dies to a plurality of electrical terminals on an uppermost surface of the local interconnect layer relative to the substrate.Type: ApplicationFiled: July 9, 2015Publication date: January 12, 2017Inventors: Tzung-Han LEE, Yaw-Wen HU, Neng-Tai SHIH, Hsu CHIANG
-
Publication number: 20160372395Abstract: A semiconductor device includes a semiconductor device includes an interposer having a first side and a second side opposite to the first side, wherein the interposer comprises a redistribution layer (RDL), and the RDL comprises a first passivation layer on the first side and a second passivation layer on the second side; at least one active chip mounted on the first passivation layer on the first side through a plurality of first bumps penetrating through the first passivation layer; a molding compound disposed on the first side, the molding compound covering the at least one active chip and a top surface of the first passivation layer; and a plurality of solder bumps mounted on the first passivation layer on the second side.Type: ApplicationFiled: June 22, 2015Publication date: December 22, 2016Inventors: Shing-Yih Shih, Neng-Tai Shih, Hsu Chiang
-
Publication number: 20160365334Abstract: A package-on-package assembly includes a bottom die package and a top die package mounted on the bottom die package. The bottom die package includes an interposer having a first side and a second side opposite to the first side; at least one active chip mounted on the first side within a chip mounting area through a plurality of first bumps; at least one TSV chip mounted on the first side within a peripheral area being adjacent to the chip mounting area, wherein the TSV chip comprises at least one TSV connecter and is mounted on the first side through a plurality of second bumps arranged within the peripheral area; a molding compound disposed on the first side, the molding compound covering the at least one active chip and the at least one TSV chip; and a plurality of solder bumps mounted on the second side.Type: ApplicationFiled: June 9, 2015Publication date: December 15, 2016Inventors: Shing-Yih Shih, Neng-Tai Shih
-
Patent number: 9520333Abstract: A semiconductor device includes a semiconductor device includes an interposer having a first side and a second side opposite to the first side, wherein the interposer comprises a redistribution layer (RDL), and the RDL comprises a first passivation layer on the first side and a second passivation layer on the second side; at least one active chip mounted on the first passivation layer on the first side through a plurality of first bumps penetrating through the first passivation layer; a molding compound disposed on the first side, the molding compound covering the at least one active chip and a top surface of the first passivation layer; and a plurality of solder bumps mounted on the first passivation layer on the second side.Type: GrantFiled: June 22, 2015Date of Patent: December 13, 2016Assignee: INOTERA MEMORIES, INC.Inventors: Shing-Yih Shih, Neng-Tai Shih, Hsu Chiang
-
Publication number: 20160358865Abstract: A semiconductor device includes an interposer having a first side and a second side opposite to the first side, at least one active chip mounted on the first side within a chip mounting area through a plurality of first bumps, at least one dummy chip mounted on the first side within a peripheral area being adjacent to the chip mounting area, a molding compound disposed on the first side. The molding compound covers the at least one active chip and the at least one dummy chip. A plurality of solder bumps is mounted on the second side.Type: ApplicationFiled: June 3, 2015Publication date: December 8, 2016Inventors: Shing-Yih Shih, Neng-Tai Shih
-
Publication number: 20160358847Abstract: A package structure and a method for fabricating thereof are provided. The package structure includes a substrate, a first connector, a redistribution layer, a second connector, and a chip. The first connector is disposed over the substrate. The redistribution layer is directly disposed over the first connector, and is connected to the substrate by the first connector. The redistribution layer includes a block layer, and a metal layer over the block layer. The second connector is directly disposed over the redistribution layer, and the chip is connected to the redistribution layer by the second connector.Type: ApplicationFiled: June 4, 2015Publication date: December 8, 2016Inventors: Shing-Yih SHIH, Hsu CHIANG, Neng-Tai SHIH
-
Publication number: 20160351462Abstract: A semiconductor package includes a semiconductor die having an active face. At least one pad is disposed on the active face of the semiconductor die. A molding compound seals the semiconductor die except for the active face. The molding compound has a top surface that is flush with the active face of the semiconductor die. A redistribution layer is formed directly on the top surface of the molding compound and on the active face of the semiconductor die. A warpage-control notch is cut into the molding compound. The warpage-control notch is in close proximity to the semiconductor die.Type: ApplicationFiled: May 25, 2015Publication date: December 1, 2016Inventors: Shih-Fan Kuan, Neng-Tai Shih
-
Patent number: 9496358Abstract: A semiconductor electronic device structure includes a substrate having a trench disposed therein, a gate electrode disposed in the trench, and a gate dielectric layer disposed on the surface in the trench. The substrate and the gate electrode are electrically insulated from each other by the gate dielectric layer. The substrate further has a pair of doped areas. The doped areas each are vertically disposed along the two respective lateral sides of the trench. The doped areas each have a first portion and a second portion arranged atop the first portion. The first portion extends vertically to the portion of the substrate that is aligned to the gate electrode. The lateral dimension of the first portion is smaller than the lateral dimension of the second portion, and the doping concentration of the first portion is lighter than the doping concentration of the second portion.Type: GrantFiled: May 29, 2014Date of Patent: November 15, 2016Assignee: Inotera Memories, Inc.Inventors: Tzung-Han Lee, Yaw-Wen Hu, Neng-Tai Shih, Heng Hao Hsu, Yu Jing Chang, Hsu Chiang
-
Patent number: 9455243Abstract: A silicon interposer includes a silicon substrate having a front side and a rear side opposite to the front side; a first integrated circuit chip disposed in the front side of the silicon substrate; a second integrated circuit chip disposed in the front side of the silicon substrate and being in close proximity to the first integrated circuit chip; a dummy kerf region between the first integrated circuit chip and the second integrated circuit chip; and at least a circuit device disposed in the front side of the silicon substrate within the kerf region.Type: GrantFiled: May 25, 2015Date of Patent: September 27, 2016Assignee: INOTERA MEMORIES, INC.Inventors: Shih-Fan Kuan, Neng-Tai Shih
-
Patent number: 9449953Abstract: A package-on-package (PoP) assembly includes a bottom die package and a top die package mounted on the bottom die package. The bottom die package includes an interposer having a first side and a second side opposite to the first side, at least one chip mounted on the first side within a chip mounting area through a plurality of bumps, a molding compound disposed on the first side, the molding compound covering the at least one chip, and a plurality of peripheral bump structures penetrating through the molding compound within the peripheral area. Each of the peripheral bump structures includes conductive pillar and a partial TMV directly stacked on the conductive pillar. A plurality of solder balls is mounted on the second side of the interposer. The top die package is electrically connected to the peripheral bump structures.Type: GrantFiled: October 8, 2015Date of Patent: September 20, 2016Assignee: INOTERA MEMORIES, INC.Inventors: Shing-Yih Shih, Neng-Tai Shih
-
Patent number: 9437583Abstract: A package-on-package (PoP) assembly includes a bottom die package and a top die package. The bottom die package includes an interposer having a first side and a second side, an active chip mounted on the first side within a chip mounting area through first bumps, and a dummy chip mounted on the first side within a peripheral area. The dummy chip is directly mounted on a passivation layer of the interposer. A dielectric layer covers the active chip and the dummy chip. At least one TSV connecter penetrates through the dielectric layer and the dummy chip. A molding compound is disposed on the first side. The molding compound covers the active chip and the TSV chip. Solder bumps are mounted on the second side.Type: GrantFiled: April 21, 2016Date of Patent: September 6, 2016Assignee: INOTERA MEMORIES, INC.Inventors: Shing-Yih Shih, Neng-Tai Shih
-
Publication number: 20160104782Abstract: A method of manufacturing a transistor structure includes a step of implanting a light dosage into a substrate at a bit line junction and two cell side junctions, and a step of implanting a light dosage into the bit line junction an additional time. A uniform region having a substantially uniform dopant concentration is formed at the bit line junction. The dopant concentration of the uniform region is higher than that of the cell side junctions and higher than that of the region of the bit line junction under the uniform region.Type: ApplicationFiled: October 8, 2014Publication date: April 14, 2016Inventors: TZUNG-HAN LEE, NENG-TAI SHIH, YAW-WEN HU
-
Publication number: 20150348871Abstract: A semiconductor device includes a substrate having a first side and a second side opposite to the first side; a through substrate via (TSV) structure protruding from a surface of the substrate on the second side; a block layer conformally covering the surface of the substrate and the TSV structure; a first dielectric layer covering the block layer except for a portion of the block layer that is directly on the TSV structure; a second dielectric layer on the first dielectric layer; and a damascened circuit pattern in the second dielectric layer. The second dielectric layer is in direct contact with the first dielectric layer. The damascened circuit pattern is in direct contact with the TSV structure.Type: ApplicationFiled: May 29, 2014Publication date: December 3, 2015Applicant: INOTERA MEMORIES, INC.Inventors: Hsu Chiang, Yaw-Wen Hu, Neng-Tai Shih, Tzung-Han Lee
-
Publication number: 20150349072Abstract: A semiconductor electronic device structure includes a substrate having a trench disposed therein, a gate electrode disposed in the trench, and a gate dielectric layer disposed on the surface in the trench. The substrate and the gate electrode are electrically insulated from each other by the gate dielectric layer. The substrate further has a pair of doped areas. The doped areas each are vertically disposed along the two respective lateral sides of the trench. The doped areas each have a first portion and a second portion arranged atop the first portion. The first portion extends vertically to the portion of the substrate that is aligned to the gate electrode. The lateral dimension of the first portion is smaller than the lateral dimension of the second portion, and the doping concentration of the first portion is lighter than the doping concentration of the second portion.Type: ApplicationFiled: May 29, 2014Publication date: December 3, 2015Applicant: INOTERA MEMORIES, INC.Inventors: TZUNG-HAN LEE, YAW-WEN HU, NENG-TAI SHIH, HENG HAO HSU, YU JING CHANG, HSU CHIANG
-
Patent number: 9171847Abstract: A semiconductor structure includes a semiconductor substrate, an active area in the semiconductor substrate, two trenches intersecting the active area to thereby divide the active area into a source region and two drain regions spaced apart from the source region, a saddle-shaped N+/N?/N+ structure in the source region of the active area; and two N+ drain doping regions in the two drain regions, respectively.Type: GrantFiled: October 2, 2014Date of Patent: October 27, 2015Assignee: INOTERA MEMORIES, INC.Inventors: Tzung-Han Lee, Neng-Tai Shih, Yaw-Wen Hu
-
Patent number: 8999733Abstract: An RRAM includes a resistive layer including a dielectric layer and surplus oxygen ions or nitrogen ions from a treatment on the dielectric layer after the dielectric layer is formed. When the RRAM is applied with a voltage, the oxygen ions or nitrogen ions occupy vacancies in the dielectric layer to increase resistance of the resistive layer. When the RRAM is applied with another voltage, the oxygen ions or nitrogen ions are removed from the vacancies to lower the resistance of the resistive layer.Type: GrantFiled: October 28, 2014Date of Patent: April 7, 2015Assignee: Nanya Technology Corp.Inventors: Chun-I Hsieh, Chang-Rong Wu, Neng-Tai Shih
-
Publication number: 20150044852Abstract: An RRAM includes a resistive layer including a dielectric layer and surplus oxygen ions or nitrogen ions from a treatment on the dielectric layer after the dielectric layer is formed. When the RRAM is applied with a voltage, the oxygen ions or nitrogen ions occupy vacancies in the dielectric layer to increase resistance of the resistive layer. When the RRAM is applied with another voltage, the oxygen ions or nitrogen ions are removed from the vacancies to lower the resistance of the resistive layer.Type: ApplicationFiled: October 28, 2014Publication date: February 12, 2015Inventors: Chun-I Hsieh, Chang-Rong Wu, Neng-Tai Shih
-
Patent number: 8901527Abstract: An RRAM includes a resistive layer including a dielectric layer and surplus oxygen ions or nitrogen ions from a treatment on the dielectric layer after the dielectric layer is formed. When the RRAM is applied with a voltage, the oxygen ions or nitrogen ions occupy vacancies in the dielectric layer to increase resistance of the resistive layer. When the RRAM is applied with another voltage, the oxygen ions or nitrogen ions are removed from the vacancies to lower the resistance of the resistive layer.Type: GrantFiled: July 2, 2010Date of Patent: December 2, 2014Assignee: Nanya Technology Corp.Inventors: Chun-I Hsieh, Chang-Rong Wu, Neng-Tai Shih
-
Patent number: 8487290Abstract: A method for fabricating an RRAM is provided. First, a bottom electrode is formed. A resistive layer is formed on the bottom electrode. A top electrode is then formed on the resistive layer, wherein the top electrode is selected from the group consisting of indium tin oxide (ITO) and indium zinc oxide (IZO). Finally, the top electrode is irradiated with UV light.Type: GrantFiled: November 27, 2008Date of Patent: July 16, 2013Assignee: Nanya Technology Corp.Inventors: Chun-I Hsieh, Chang-Rong Wu, Neng-Tai Shih, Kou-Chen Liu
-
Patent number: 8455984Abstract: A method of forming an integrated circuit structure comprises the steps of: providing a semiconductor substrate having a first side and a second side opposite the first side; forming a hole extending from the first side of the semiconductor substrate into the semiconductor substrate; filling the hole with conductive material; thinning the second side of the semiconductor substrate to a first predetermined thickness, so that the bottom of the hole does not protrude from the second side of the semiconductor substrate; and etching the second side of the semiconductor substrate to a second predetermined thickness, thereby exposing the bottom of the hole.Type: GrantFiled: November 15, 2010Date of Patent: June 4, 2013Assignee: Nanya Technology Corp.Inventors: Kee Wei Chung, Chiang Hung Lin, Neng Tai Shih