Patents by Inventor Nhat Nguyen
Nhat Nguyen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10063143Abstract: In a power converter system, circuitry generates first and second PWM signals during a PWM cycle for controlling application of power to an inductor. Circuitry generates error signals having AC- and DC-components, the error signals being generated in response to indications of the power applied to or developed by the inductor. Circuitry generates a feedback control signal in response to the error signals. The first and second PWM signals are controlled in response to the feedback control signals.Type: GrantFiled: October 5, 2017Date of Patent: August 28, 2018Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Jiwei Fan, Mingyue Zhao, Huy Le Nhat Nguyen
-
Publication number: 20180167076Abstract: A receiver includes a variable resolution analog-to-digital converter (ADC) and variable resolution processing logic/circuitry. The processing logic may use feed-forward equalization (FFE) techniques to process the outputs from the ADC. When receiving data from a channel having low attenuation, distortion, and/or noise, the ADC and processing logic may be configured to sample and process the received signal using fewer bits, and therefore less logic, than when configured to receiving data from a channel having a higher attenuation, distortion, and/or noise. Thus, the number of (valid) bits output by the ADC, and subsequently processed (e.g., for FFE equalization) can be reduced when a receiver of this type is coupled to a low loss channel. These reductions can reduce power consumption when compared to operating the receiver using the full (i.e., maximum) number of bits the ADC and processing logic is capable of processing.Type: ApplicationFiled: November 20, 2017Publication date: June 14, 2018Inventors: Masum Hossain, Kenneth C. Dyer, Nhat Nguyen, Shankar Tangirala
-
Publication number: 20180152284Abstract: A receiver serial data streams generates a local timing reference clock from an approximate frequency reference clock by phase-aligning the local clock to transitions in the data stream. This process is commonly known as clock and data recovery (CDR). Certain transitions of the data signals are selected for use in phase-aligning the local clock, and certain transitions are ignored. Phase-error signals from multiple receivers receiving the multiple serial data streams are combined and used to make common phase adjustments to the frequency reference clock. These common adjustments track jitter that is common to the received data streams. Local adjustments that better align each respective local clock to the transitions of its respective serial data stream are made using a local phase-error signal. These local adjustments track jitter that is more unique to each of the respective serial data streams.Type: ApplicationFiled: October 31, 2017Publication date: May 31, 2018Inventors: Masum Hossain, Nhat Nguyen, Yikui Jen Dong, Arash Zargaran-Yazd
-
Patent number: 9832009Abstract: A receiver serial data streams generates a local timing reference clock from an approximate frequency reference clock by phase-aligning the local clock to transitions in the data stream. This process is commonly known as clock and data recovery (CDR). Certain transitions of the data signals are selected for use in phase-aligning the local clock, and certain transitions are ignored. Phase-error signals from multiple receivers receiving the multiple serial data streams are combined and used to make common phase adjustments to the frequency reference clock. These common adjustments track jitter that is common to the received data streams. Local adjustments that better align each respective local clock to the transitions of its respective serial data stream are made using a local phase-error signal. These local adjustments track jitter that is more unique to each of the respective serial data streams.Type: GrantFiled: July 18, 2016Date of Patent: November 28, 2017Assignee: Rambus Inc.Inventors: Masum Hossain, Nhat Nguyen, Yikui Jen Dong, Arash Zargaran-Yazd
-
Publication number: 20170033918Abstract: A receiver serial data streams generates a local timing reference clock from an approximate frequency reference clock by phase-aligning the local clock to transitions in the data stream. This process is commonly known as clock and data recovery (CDR). Certain transitions of the data signals are selected for use in phase-aligning the local clock, and certain transitions are ignored. Phase-error signals from multiple receivers receiving the multiple serial data streams are combined and used to make common phase adjustments to the frequency reference clock. These common adjustments track jitter that is common to the received data streams. Local adjustments that better align each respective local clock to the transitions of its respective serial data stream are made using a local phase-error signal. These local adjustments track jitter that is more unique to each of the respective serial data streams.Type: ApplicationFiled: July 18, 2016Publication date: February 2, 2017Inventors: Masum Hossain, Nhat Nguyen, Yikui Jen Dong, Arash Zargaran-Yazd
-
Patent number: 8130891Abstract: A circuit, such as a CDR circuit, includes a sampler to receive a data signal having a variable data bit-rate responsive to a clock signal in an embodiment of the present invention. A clock circuit is coupled to the sampler and generates the clock signal responsive to a selectable update rate and a selectable phase adjust step-size. In a second embodiment of the present invention, the clock circuit includes a Stall logic that is coupled to first, second and third stages and is capable to hold the phase adjust signal responsive to the first and second stage output signals. In a third embodiment of the present invention, an indicator detects the variable data bit-rate and a counter provides the selectable phase adjust step-size for the adjust signal. In a fourth embodiment of the present invention, the clock circuit includes the Stall logic, the indicator and the counter.Type: GrantFiled: February 22, 2010Date of Patent: March 6, 2012Assignee: Rambus Inc.Inventors: Dennis Kim, Jason Wei, Yohan Frans, Todd Bystrom, Nhat Nguyen, Kevin Donnelly
-
Patent number: 7881945Abstract: A method and system are disclosed that enable a seller of equipment to dispatch service personnel and parts to a remote location while taking into account geographic-specific conditions. The geographic-specific conditions can include, for example, inclement weather, planned activities and unplanned events that affect traffic to/from the remote location. The system includes, among other things, telecommunication facilities that link sellers, purchasers and third party service vendors. The system may also include data repository facilities to persist data that is received from external sources, generated from within, or sent outside the system. Persistent and/or transient data can be correlated with geographic-related externalities in order to modify the dispatch activities in order to meet ongoing commitments.Type: GrantFiled: September 28, 2004Date of Patent: February 1, 2011Assignee: Dell Products L.P.Inventors: Douglas Schmitt, Alexandre Fiore Barretto, Mark R J Betteridge, Richard Nhat Nguyen
-
Publication number: 20100150290Abstract: A circuit, such as a CDR circuit, includes a sampler to receive a data signal having a variable data bit-rate responsive to a clock signal in an embodiment of the present invention. A clock circuit is coupled to the sampler and generates the clock signal responsive to a selectable update rate and a selectable phase adjust step-size. In a second embodiment of the present invention, the clock circuit includes a Stall logic that is coupled to first, second and third stages and is capable to hold the phase adjust signal responsive to the first and second stage output signals. In a third embodiment of the present invention, an indicator detects the variable data bit-rate and a counter provides the selectable phase adjust step-size for the adjust signal. In a fourth embodiment of the present invention, the clock circuit includes the Stall logic, the indicator and the counter.Type: ApplicationFiled: February 22, 2010Publication date: June 17, 2010Applicant: RAMBUS INC.Inventors: Dennis Kim, Jason Wei, Yohan Frans, Todd Bystrom, Nhat Nguyen, Kevin Donnelly
-
Patent number: 7668271Abstract: A circuit, such as a CDR circuit, includes a sampler to receive a data signal having a variable data bit-rate responsive to a clock signal in an embodiment of the present invention. A clock circuit is coupled to the sampler and generates the clock signal responsive to a selectable update rate and a selectable phase adjust step-size. In a second embodiment of the present invention, the circuit includes a Stall logic that is coupled to first, second and third stages and is capable to hold the phase adjust signal responsive to the first and second stage output signals. In a third embodiment of the present invention, an indicator detects the variable data bit-rate and a counter provides the selectable phase adjust step-size for the adjust signal. In a fourth embodiment of the present invention, the circuit includes the Stall logic, the indicator and the counter.Type: GrantFiled: September 30, 2003Date of Patent: February 23, 2010Assignee: Rambus Inc.Inventors: Dennis Kim, Jason Wei, Yohan Frans, Todd Bystrom, Nhat Nguyen, Kevin Donnelly
-
Publication number: 20060188051Abstract: A receiver adapted to be coupled to a data bus and configured to receive data in accordance with a receive clock includes first and second delay-locked loops. The first delay-locked loop is configured to generate a plurality of phase vectors from a first reference clock, and the second delay-locked loop is coupled to the first delay-locked loop and configured to generate the receive clock from at least one phase vector selected from the plurality of phase vectors and a second reference clock.Type: ApplicationFiled: April 18, 2006Publication date: August 24, 2006Inventors: Kevin Donnelly, Pak Chau, Mark Horowitz, Thomas Lee, Mark Johnson, Benedict Lau, Leung Yu, Bruno Garlepp, Yiu-Fai Chan, Jun Kim, Chanh Tran, Donald Stark, Nhat Nguyen
-
Publication number: 20060158223Abstract: Multi-mode signal drivers with a single output circuit that may be controlled using a mode select input and that may include a common mode (CM) voltage compensation mechanism are described. In a first exemplary implementation, a multi-mode output driver is adapted to drive signals from a single output circuit according to at least two modes, such as a current mode logic (CML) signaling mode and a low voltage differential signaling (LVDS) mode. In a second exemplary implementation, a circuit comprises a quasi-LVDS output driver in which a differential amplifier circuit is connected in series with an adjustable resistive element and a programmable current source. In a third exemplary implementation, a CM voltage of an output driver circuit changes with changes to a programmable bias current. To compensate, a feedback mechanism provides a compensation signal to a variable resistive element of the output driver circuit to maintain a desired CM voltage.Type: ApplicationFiled: March 20, 2006Publication date: July 20, 2006Inventors: Yueyong Wang, Barry Daly, Nhat Nguyen, Yohan Frans
-
Publication number: 20050189961Abstract: Receiving units with inputs that may be ground-terminated and with inputs that are selectively ground-terminated or non-ground terminated are enabled with signal level shifting and a termination mode selection input. In a first exemplary implementation, a receiving unit is capable of having ground-terminated inputs. However, common mode voltage of the signal that is input to decoding data recovery circuitry is above ground because the input signal may be level shifted in between the ground-terminated inputs and the decoding data recovery circuitry. In a second exemplary implementation, a mode selection is accomplished by switching a voltage divider into operation and bypassing a level shifter for a non-ground terminated mode. For a ground terminated mode, the voltage divider is switched out of operation and the level shifter is switched into operation for its signal output to be decoded. Pre-amplification may also be employed to improve signal strength.Type: ApplicationFiled: February 15, 2005Publication date: September 1, 2005Inventors: Yohan Frans, Nhat Nguyen, Yueyong Wang
-
Publication number: 20050168292Abstract: A loop filter of a compensating phase-locked loop contains capacitors formed from transistors with thin gate oxide dielectric layers. Leakage current leaks through the capacitors. To avoid jitter in the output signal of the phase-locked loop that would otherwise be caused by the leakage current, a leakage compensation circuit is provided. The leakage compensation circuit of a first embodiment replicates the leakage current using a replication capacitor and a current mirror. The voltage across the replication capacitor is proportional to the control voltage of a voltage-controlled oscillator of the compensating phase-locked loop. A second embodiment generates the compensation current by controlling the voltage on the gate of a transistor. The gate voltage depends on charge added and subtracted by a charge pump in addition to the charge pumps in the loop filter. A third embodiment applies a leakage compensation circuit to a delay locked loop.Type: ApplicationFiled: March 17, 2005Publication date: August 4, 2005Applicant: Rambus, Inc.Inventors: Yohan Frans, Nhat Nguyen
-
Publication number: 20050162199Abstract: A lock detection circuit operatively associated with a phase-locked loop indicates when a feedback clock signal is locked to a reference clock signal. The lock detection circuit counts the number of rising and falling edges of the feedback clock signal that are detected between rising edges of the reference clock cycle. The lock detection circuit counts the number of consecutive valid cycles of the reference clock signal during which a single rising edge and a single falling edge of the feedback clock signal are detected. Lock detection circuit uses a state machine to assert a lock signal when the number of consecutive valid cycles counted exceeds a predetermined number. Where the lock detection circuit indicates locked signals and then detects a reference clock cycle that is not valid, lock detection circuit continues to indicate lock if the next reference clock cycle is valid relative to a skewed feedback clock signal.Type: ApplicationFiled: March 23, 2005Publication date: July 28, 2005Applicant: Rambus, Inc.Inventors: Michael Green, Nhat Nguyen, Yohan Frans, Dennis Kim, Todd Bystrom
-
Publication number: 20050069071Abstract: A circuit, such as a CDR circuit, includes a sampler to receive a data signal having a variable data bit-rate responsive to a clock signal in an embodiment of the present invention. A clock circuit is coupled to the sampler and generates the clock signal responsive to a selectable update rate and a selectable phase adjust step-size. In a second embodiment of the present invention, the clock circuit includes a Stall logic that is coupled to first, second and third stages and is capable to hold the phase adjust signal responsive to the first and second stage output signals. In a third embodiment of the present invention, an indicator detects the variable data bit-rate and a counter provides the selectable phase adjust step-size for the adjust signal. In a fourth embodiment of the present invention, the clock circuit includes the Stall logic, the indicator and the counter.Type: ApplicationFiled: September 30, 2003Publication date: March 31, 2005Inventors: Dennis Kim, Jason Wei, Yohan Frans, Todd Bystrom, Nhat Nguyen, Kevin Donnelly
-
Publication number: 20050035797Abstract: A loop filter of a compensating phase-locked loop contains capacitors formed from transistors with thin gate oxide dielectric layers. Leakage current leaks through the capacitors. To avoid jitter in the output signal of the phase-locked loop that would otherwise be caused by the leakage current, a leakage compensation circuit is provided. The leakage compensation circuit of a first embodiment replicates the leakage current using a replication capacitor and a current mirror. The voltage across the replication capacitor is proportional to the control voltage of a voltage-controlled oscillator of the compensating phase-locked loop. A second embodiment generates the compensation current by controlling the voltage on the gate of a transistor. The gate voltage depends on charge added and subtracted by a charge pump in addition to the charge pumps in the loop filter. A third embodiment applies a leakage compensation circuit to a delay locked loop.Type: ApplicationFiled: August 11, 2003Publication date: February 17, 2005Applicant: Rambus, Inc.Inventors: Yohan Frans, Nhat Nguyen
-
Publication number: 20050012524Abstract: A lock detection circuit operatively associated with a phase-locked loop indicates when a feedback clock signal is locked to a reference clock signal. The lock detection circuit counts the number of rising and falling edges of the feedback clock signal that are detected between rising edges of the reference clock cycle. The lock detection circuit counts the number of consecutive valid cycles of the reference clock signal during which a single rising edge and a single falling edge of the feedback clock signal are detected. Lock detection circuit asserts a lock signal when the number of consecutive valid cycles counted exceeds a predetermined number. Where the lock detection circuit indicates locked signals and then detects a reference clock cycle that is not valid, lock detection circuit continues to indicate lock if the next reference clock cycle is valid relative to a skewed feedback clock signal.Type: ApplicationFiled: July 17, 2003Publication date: January 20, 2005Applicant: Rambus, Inc.Inventors: Michael Green, Nhat Nguyen, Yohan Frans, Dennis Kim, Todd Bystrom
-
Publication number: 20040162851Abstract: A method of servicing electronic equipment includes receiving a service code wirelessly broadcast from the electronic equipment to a service apparatus. The code may be in the form of a uniform resource identifier to facilitate identifying a database. The database is accessed to retrieve information associated with the code. Access to the database may be limited by user authorization defined by a user key. The retrieved information is communicated to at least one of the electronic equipment or a display of the service apparatus. The retrieved information may include any combination of service instructions, configuration parameters, or firmware for the electronic equipment. In one embodiment, a visual service indicator flashes with a first flash sequence in response to a service code event of the electronic equipment and then with a second flash sequence in response to a wireless communication from the service apparatus.Type: ApplicationFiled: February 18, 2003Publication date: August 19, 2004Inventor: Da-Nhat Nguyen